Unit BCM2837

From Ultibo.org
Revision as of 05:44, 13 April 2017 by Ultibo (Talk | contribs)

Jump to: navigation, search

Return to Unit Reference


Description


Ultibo Definitions specific to the Broadcom 2837 System on chip unit

Note that most of this information is directly from the BCM2835 documentation as there is no complete technical reference yet available for the BCM2837.

Constants



BCM2837 specific constants BCM2837_CPU_*
BCM2837_CPU_COUNT = 4;  


BCM2837 ARM physical to VC IO mapping BCM2837_VCIO_*
See: BCM2835-ARM-Peripherals.pdf
 
BCM2837_VCIO_ALIAS = $7E000000;  


BCM2837 ARM physical to VC bus mapping BCM2837_VCBUS_*
See: BCM2835-ARM-Peripherals.pdf
 
BCM2837_VCBUS_0_ALIAS = $00000000; 0 Alias - L1 and L2 cached
BCM2837_VCBUS_4_ALIAS = $40000000; 4 Alias - L2 cache coherent (non allocating)
BCM2837_VCBUS_8_ALIAS = $80000000; 8 Alias - L2 cached (only)
BCM2837_VCBUS_C_ALIAS = $C0000000; C Alias - Direct uncached Suitable for RPi 2 Model B


BCM2837 peripherals BCM2837_PERIPHERALS_*
See: BCM2835-ARM-Peripherals.pdf
 
BCM2837_PERIPHERALS_BASE = $3F000000; Mapped to VC address 7E000000
BCM2837_PERIPHERALS_SIZE = $00FFFFFF;  


BCM2837 interrupt controller 0 BCM2837_IC0_REGS_*
BCM2837_IC0_REGS_BASE = BCM2837_PERIPHERALS_BASE + $2000;  


BCM2837 system timer BCM2837_SYSTEM_TIMER_*
See Section 12
 
BCM2837_SYSTEM_TIMER_REGS_BASE = BCM2837_PERIPHERALS_BASE + $3000;  


BCM2837 message based parallel host interface BCM2837_MPHI_REGS_*
BCM2837_MPHI_REGS_BASE = BCM2837_PERIPHERALS_BASE + $6000;  


BCM2837 DMA controller BCM2837_DMA*
Channels 0 to 14 (See Section 4)
 
BCM2837_DMA0_REGS_BASE = BCM2837_PERIPHERALS_BASE + $7000;  
BCM2837_DMA1_REGS_BASE = BCM2837_PERIPHERALS_BASE + $7100;  
BCM2837_DMA2_REGS_BASE = BCM2837_PERIPHERALS_BASE + $7200;  
BCM2837_DMA3_REGS_BASE = BCM2837_PERIPHERALS_BASE + $7300;  
BCM2837_DMA4_REGS_BASE = BCM2837_PERIPHERALS_BASE + $7400;  
BCM2837_DMA5_REGS_BASE = BCM2837_PERIPHERALS_BASE + $7500;  
BCM2837_DMA6_REGS_BASE = BCM2837_PERIPHERALS_BASE + $7600;  
BCM2837_DMA7_REGS_BASE = BCM2837_PERIPHERALS_BASE + $7700;  
BCM2837_DMA8_REGS_BASE = BCM2837_PERIPHERALS_BASE + $7800;  
BCM2837_DMA9_REGS_BASE = BCM2837_PERIPHERALS_BASE + $7900;  
BCM2837_DMA10_REGS_BASE = BCM2837_PERIPHERALS_BASE + $7A00;  
BCM2837_DMA11_REGS_BASE = BCM2837_PERIPHERALS_BASE + $7B00;  
BCM2837_DMA12_REGS_BASE = BCM2837_PERIPHERALS_BASE + $7C00;  
BCM2837_DMA13_REGS_BASE = BCM2837_PERIPHERALS_BASE + $7D00;  
BCM2837_DMA14_REGS_BASE = BCM2837_PERIPHERALS_BASE + $7E00;  
 
BCM2837_DMA_INT_STATUS_BASE = BCM2837_PERIPHERALS_BASE + $7FE0;  
BCM2837_DMA_ENABLE_BASE = BCM2837_PERIPHERALS_BASE + $7FF0;  


BCM2837 ARM interrupt controller BCM2837_INTERRUPT_*
See Section 7
 
BCM2837_INTERRUPT_REGS_BASE = BCM2837_PERIPHERALS_BASE + $B200; Note: Broadcom states 0xB000 but the offsets begin at 0x200 so 0xB200 will be correct


BCM2837 ARM timer BCM2837_TIMER_*
See Section 14
 
BCM2837_TIMER_REGS_BASE = BCM2837_PERIPHERALS_BASE + $B400; Note: Broadcom states 0xB000 but the offsets begin at 0x400 so 0xB400 will be correct


BCM2837 ARM mailbox 0 BCM2837_MAILBOX0_*
BCM2837_MAILBOX0_REGS_BASE = BCM2837_PERIPHERALS_BASE + $B880;  


BCM2837 ARM mailbox 1 BCM2837_MAILBOX1_*
BCM2837_MAILBOX1_REGS_BASE Currently unknown


BCM2837 power management, reset controller and watchdog BCM2837_PM_*
BCM2837_PM_REGS_BASE = BCM2837_PERIPHERALS_BASE + $100000;  


BCM2837 clock management BCM2837_CM_*
BCM2837_CM_REGS_BASE = BCM2837_PERIPHERALS_BASE + $101000;  


BCM2837 PCM clock BCM2837_PCM_CLOCK_*
BCM2837_PCM_CLOCK_BASE = BCM2837_PERIPHERALS_BASE + $101098;  


BCM2837 random number generator BCM2837_RNG_*
BCM2837_RNG_REGS_BASE = BCM2837_PERIPHERALS_BASE + $104000;  


BCM2837 GPIO BCM2837_GPIO_*
See Section 6
 
BCM2837_GPIO_REGS_BASE = BCM2837_PERIPHERALS_BASE + $200000;  


BCM2837 UART0 (PL011) BCM2837_PL011_*
See Section 13
 
BCM2837_PL011_REGS_BASE = BCM2837_PERIPHERALS_BASE + $201000;  


BCM2837 MMCI0 BCM2837_MMCI0_*
BCM2837_MMCI0_REGS_BASE = BCM2837_PERIPHERALS_BASE + $202000;  


BCM2837 PCM/I2S audio BCM2837_PCM_*
See Section 8
 
BCM2837_PCM_REGS_BASE = BCM2837_PERIPHERALS_BASE + $203000;  


BCM2837 SPI0 BCM2837_SPI0_*
See Section 10
 
BCM2837_SPI0_REGS_BASE = BCM2837_PERIPHERALS_BASE + $204000;  


BCM2837 BSC0 (I2C) BCM2837_BSC0_*
See Section 3
 
BCM2837_BSC0_REGS_BASE = BCM2837_PERIPHERALS_BASE + $205000;  


BCM2837 PWM BCM2837_PWM_*
See Section 9
 
BCM2837_PWM_REGS_BASE = BCM2837_PERIPHERALS_BASE + $20C000;  


BCM2837 I2C/SPI slave BCM2837_I2CSPI_*
See Section 11
 
BCM2837_I2CSPI_REGS_BASE = BCM2837_PERIPHERALS_BASE + $214000;  


BCM2837 AUX (UART1, SPI1 and SPI2) BCM2837_AUX_*
See Section 2
 
BCM2837_AUX_REGS_BASE = BCM2837_PERIPHERALS_BASE + $215000;  


BCM2837 SD host controller BCM2837_SDHCI_*
See Section 5
 
BCM2837_SDHCI_REGS_BASE = BCM2837_PERIPHERALS_BASE + $300000;  


BCM2837 SMI BCM2837_SMI_*
BCM2837_SMI_REGS_BASE = BCM2837_PERIPHERALS_BASE + $600000;  


BCM2837 BSC1 (I2C) BCM2837_BSC1_*
See Section 3
 
BCM2837_BSC1_REGS_BASE = BCM2837_PERIPHERALS_BASE + $804000;  


BCM2837 BSC2 (I2C) BCM2837_BSC2_*
See Section 3
Note: BSC2 master is used dedicated with the HDMI interface and should not be used
 
BCM2837_BSC2_REGS_BASE = BCM2837_PERIPHERALS_BASE + $805000;  


BCM2837 USB BCM2837_USB_*
See Section 15
 
BCM2837_USB_REGS_BASE = BCM2837_PERIPHERALS_BASE + $980000;  


BCM2837 V3D BCM2837_V3D_*
BCM2837_V3D_REGS_BASE = BCM2837_PERIPHERALS_BASE + $C00000;  


BCM2837 DMA controller BCM2837_DMA15_*
Channel 15 (See Section 4)
 
BCM2837_DMA15_REGS_BASE = BCM2837_PERIPHERALS_BASE + $E05000;  


BCM2837 IRQ peripheral BCM2837_IRQ_*
IRQs 0-63 are those shared between the GPU and CPU, IRQs 64-95 are CPU-specific
IRQs 0 to 31 appear in the IRQ_pending_1 register
 
System Timer
BCM2837_IRQ_SYSTEM_TIMER_0 = 0; Already used by the VideoCore GPU (Do not use)
BCM2837_IRQ_SYSTEM_TIMER_1 = 1;  
BCM2837_IRQ_SYSTEM_TIMER_2 = 2; Already used by the VideoCore GPU (Do not use)
BCM2837_IRQ_SYSTEM_TIMER_3 = 3;  
Codec
BCM2837_IRQ_CODEC0 = 4;  
BCM2837_IRQ_CODEC1 = 5;  
BCM2837_IRQ_CODEC2 = 6;  
JPEG
BCM2837_IRQ_JPEG = 7; Also available as IRQ 74 in the IRQ_basic_pending register
ISP
BCM2837_IRQ_ISP = 8;  
USB (Synopsys DesignWare Hi-Speed USB 2.0 On-The-Go Controller)
BCM2837_IRQ_USB = 9; Also available as IRQ 75 in the IRQ_basic_pending register
3D
BCM2837_IRQ_3D = 10; Also available as IRQ 76 in the IRQ_basic_pending register
Transposer
BCM2837_IRQ_TRANSPOSER = 11;  
Multicore Sync
BCM2837_IRQ_MULTICORESYNC0 = 12;  
BCM2837_IRQ_MULTICORESYNC1 = 13;  
BCM2837_IRQ_MULTICORESYNC2 = 14;  
BCM2837_IRQ_MULTICORESYNC3 = 15;  
DMA
BCM2837_IRQ_DMA0 = 16;  
BCM2837_IRQ_DMA1 = 17;  
BCM2837_IRQ_DMA2 = 18; Also available as IRQ 77 in the IRQ_basic_pending register
BCM2837_IRQ_DMA3 = 19; Also available as IRQ 78 in the IRQ_basic_pending register
BCM2837_IRQ_DMA4 = 20;  
BCM2837_IRQ_DMA5 = 21;  
BCM2837_IRQ_DMA6 = 22;  
BCM2837_IRQ_DMA7 = 23;  
BCM2837_IRQ_DMA8 = 24;  
BCM2837_IRQ_DMA9 = 25;  
BCM2837_IRQ_DMA10 = 26;  
BCM2837_IRQ_DMA11_14 = 27; BCM2837_IRQ_DMA11 This IRQ is actually shared between DMA channels 11, 12, 13 and 14
BCM2837_IRQ_DMA_ALL = 28; BCM2837_IRQ_DMA12 This IRQ is triggered by any DMA channel (all channels interrupt to allow DMA FIQ)
AUX (UART1, SPI1 and SPI2)
BCM2837_IRQ_AUX = 29;  
ARM
BCM2837_IRQ_ARM = 30;  
GPUDMA
BCM2837_IRQ_GPUDMA = 31;  
IRQs 32 to 63 appear in the IRQ_pending_2 register
 
Hostport
BCM2837_IRQ_HOSTPORT = 32;  
Videoscaler
BCM2837_IRQ_VIDEOSCALER = 33;  
CCP2TX
BCM2837_IRQ_CCP2TX = 34;  
SDC
BCM2837_IRQ_SDC = 35;  
DSI0
BCM2837_IRQ_DSI0 = 36;  
AVE
BCM2837_IRQ_AVE = 37;  
CAM
BCM2837_IRQ_CAM0 = 38;  
BCM2837_IRQ_CAM1 = 39;  
HDMI
BCM2837_IRQ_HDMI0 = 40;  
BCM2837_IRQ_HDMI1 = 41;  
Pixelvalve
BCM2837_IRQ_PIXELVALVE1 = 42;  
I2C/SPI Slave
BCM2837_IRQ_I2CSPI = 43;  
DSI1
BCM2837_IRQ_DSI1 = 44;  
PWA
BCM2837_IRQ_PWA0 = 45;  
BCM2837_IRQ_PWA1 = 46;  
CPR
BCM2837_IRQ_CPR = 47;  
SMI
BCM2837_IRQ_SMI = 48;  
GPIO
BCM2837_IRQ_GPIO_0 = 49; Bank0
BCM2837_IRQ_GPIO_1 = 50; Bank1
BCM2837_IRQ_GPIO_2 = 51; Bank2 (Non existent in BCM2837)
BCM2837_IRQ_GPIO_ALL = 52; BCM2837_IRQ_GPIO_3 Any Bank (all banks interrupt to allow GPIO FIQ)
I2C
BCM2837_IRQ_I2C = 53; Also available as IRQ 79 in the IRQ_basic_pending register
SPI
BCM2837_IRQ_SPI = 54; Also available as IRQ 80 in the IRQ_basic_pending register
I2S PCM sound
BCM2837_IRQ_I2SPCM = 55; Also available as IRQ 81 in the IRQ_basic_pending register
SDIO
BCM2837_IRQ_SDIO = 56; Also available as IRQ 82 in the IRQ_basic_pending register
PL011 UART
BCM2837_IRQ_PL011 = 57; Also available as IRQ 83 in the IRQ_basic_pending register
Slimbus
BCM2837_IRQ_SLIMBUS = 58;  
VEC
BCM2837_IRQ_VEC = 59;  
CPG
BCM2837_IRQ_CPG = 60;  
RNG
BCM2837_IRQ_RNG = 61;  
SD card host controller (EMMC)
BCM2837_IRQ_SDHCI = 62; Also available as IRQ 84 in the IRQ_basic_pending register
AVSPMON
BCM2837_IRQ_AVSPMON = 63;  
IRQs 64 to 95 appear in the IRQ_basic_pending register
 
ARM Timer
BCM2837_IRQ_ARM_TIMER = 64; ARM IRQ 0
ARM Mailbox
BCM2837_IRQ_ARM_MAILBOX = 65; ARM IRQ 1
ARM Doorbell
BCM2837_IRQ_ARM_DOORBELL0 = 66; ARM IRQ 2
BCM2837_IRQ_ARM_DOORBELL1 = 67; ARM IRQ 3
ARM GPU Halted
BCM2837_IRQ_ARM_GPU0HALTED = 68; ARM IRQ 4
BCM2837_IRQ_ARM_GPU1HALTED = 69; ARM IRQ 5
ARM Illegal Access
BCM2837_IRQ_ARM_ILLEGALTYPE0 = 70; ARM IRQ 6
BCM2837_IRQ_ARM_ILLEGALTYPE1 = 71; ARM IRQ 7
ARM Pending
BCM2837_IRQ_ARM_PENDING0 = 72; ARM IRQ 8
BCM2837_IRQ_ARM_PENDING1 = 73; ARM IRQ 9
ARM JPEG
BCM2837_IRQ_ARM_JPEG = 74; ARM IRQ 10
ARM USB
BCM2837_IRQ_ARM_USB = 75; ARM IRQ 11
ARM 3D
BCM2837_IRQ_ARM_3D = 76; ARM IRQ 12
ARM DMA
BCM2837_IRQ_ARM_DMA2 = 77; ARM IRQ 13
BCM2837_IRQ_ARM_DMA3 = 78; ARM IRQ 14
ARM I2C
BCM2837_IRQ_ARM_I2C = 79; ARM IRQ 15
ARM SPI
BCM2837_IRQ_ARM_SPI = 80; ARM IRQ 16
ARM I2SPCM
BCM2837_IRQ_ARM_I2SPCM = 81; ARM IRQ 17
ARM SDIO
BCM2837_IRQ_ARM_SDIO = 82; ARM IRQ 18
ARM PL011 UART
BCM2837_IRQ_ARM_PL011 = 83; ARM IRQ 19
ARM SDHCI
BCM2837_IRQ_ARM_SDHCI = 84; ARM IRQ 20
IRQs 85 to 95 (ARM IRQs 21 to 31) are not assigned
 
Number of IRQs shared between the GPU and ARM (These correspond to the IRQs that show up in the IRQ_pending_1 and IRQ_pending_2 registers)
BCM2837_GPU_IRQ_COUNT = 64;  
Number of ARM specific IRQs (These correspond to IRQs that show up in the first 8 bits of the IRQ_basic_pending register)
BCM2837_ARM_IRQ_COUNT = 32;  
Number of ARM local IRQs (These correspond to the IRQs that show up in the IRQPending register of the ARM Local registers)
BCM2837_ARM_LOCAL_IRQ_COUNT = 32;  
Total number of IRQs available
BCM2837_IRQ_COUNT = BCM2837_GPU_IRQ_COUNT + BCM2837_ARM_IRQ_COUNT + BCM2837_ARM_LOCAL_IRQ_COUNT; 128
Total number of FIQs available
BCM2837_FIQ_COUNT = 1; This relates only to the shared FIQs, there are more ARM Local FIQs available.


BCM2837 system timer frequency BCM2837_SYSTEM_TIMER_FREQUENCY*
BCM2837_SYSTEM_TIMER_FREQUENCY = 1000000; Default clock frequency of the BCM2837 System Timer (1MHz)


BCM2837 system timer control/status BCM2837_SYSTEM_TIMER_CS_*
See Section 12
 
BCM2837_SYSTEM_TIMER_CS_0 = (1 shl 0); Already used by the VideoCore GPU (Do not use)
BCM2837_SYSTEM_TIMER_CS_1 = (1 shl 1);  
BCM2837_SYSTEM_TIMER_CS_2 = (1 shl 2); Already used by the VideoCore GPU (Do not use)
BCM2837_SYSTEM_TIMER_CS_3 = (1 shl 3);  


BCM2837 DMA control and status BCM2837_DMA_CS_*
See Section 4
 
BCM2837_DMA_CS_ACTIVE = (1 shl 0); Activate the DMA (This bit enables the DMA. The DMA will start if this bit is set and the CB_ADDR is non zero. The DMA transfer can be paused and resumed by clearing, then setting it again.)
BCM2837_DMA_CS_END = (1 shl 1); DMA End Flag (Set when the transfer described by the current control block is complete. Write 1 to clear.)
BCM2837_DMA_CS_INT = (1 shl 2); Interrupt Status (This is set when the transfer for the CB ends and INTEN is set to 1. Write 1 to clear.)
BCM2837_DMA_CS_DREQ = (1 shl 3); DREQ State (Indicates the state of the selected DREQ (Data Request) signal, ie. the DREQ selected by the PERMAP field of the transfer info.)
BCM2837_DMA_CS_PAUSED = (1 shl 4); DMA Paused State (Indicates if the DMA is currently paused and not transferring data)
BCM2837_DMA_CS_DREQ_PAUSED = (1 shl 5); DMA Paused by DREQ State (Indicates if the DMA is currently paused and not transferring data due to the DREQ being inactive)
BCM2837_DMA_CS_WAITING_FOR_OUTSTANDING_WRITES = (1 shl 6); DMA is Waiting for the Last Write to be Received (Indicates if the DMA is currently waiting for any outstanding writes to be received, and is not transferring data)
Bit 7 Reserved - Write as 0, read as don't care
BCM2837_DMA_CS_ERROR = (1 shl 8); DMA Error (Indicates if the DMA has detected an error)
Bits 9:15 Reserved - Write as 0, read as don't care
BCM2837_DMA_CS_PRIORITY = ($F shl 16); AXI Priority Level (Sets the priority of normal AXI bus transactions. Zero is the lowest priority.)
BCM2837_DMA_CS_PANIC_PRIORITY = ($F shl 20); AXI Panic Priority Level (Sets the priority of panicking AXI bus transactions)
Bits 24:27 Reserved - Write as 0, read as don't care
BCM2837_DMA_CS_WAIT_FOR_OUTSTANDING_WRITES = (1 shl 28); Wait for outstanding writes (When set to 1, the DMA will keep a tally of the AXI writes going out and the write responses coming in.)
BCM2837_DMA_CS_DISDEBUG = (1 shl 29); Disable debug pause signal (When set to 1, the DMA will not stop when the debug pause signal is asserted.)
BCM2837_DMA_CS_ABORT = (1 shl 30); Abort DMA (Writing a 1 to this bit will abort the current DMA CB. The DMA will load the next CB and attempt to continue. The bit cannot be read, and will self clear.)
BCM2837_DMA_CS_RESET = (1 shl 31); DMA Channel Reset (Writing a 1 to this bit will reset the DMA. The bit cannot be read, and will self clear.)
 
BCM2837_DMA_CS_PRIORITY_DEFAULT = 0;  


BCM2837 DMA transfer information BCM2837_DMA_TI_*
See Section 4
 
BCM2837_DMA_TI_INTEN = (1 shl 0); Interrupt Enable (1 = Generate an interrupt when the transfer described by the current Control Block completes)
BCM2837_DMA_TI_2DMODE = (1 shl 1); 2D Mode (1 = 2D mode interpret the TXFR_LEN register as YLENGTH number of transfers each of XLENGTH, and add the strides to the address after each transfer)
Bit 2 Reserved - Write as 0, read as don't care
BCM2837_DMA_TI_WAIT_RESP = (1 shl 3); Wait for a Write Response (When set this makes the DMA wait until it receives the AXI write response for each write. This ensures that multiple writes cannot get stacked in the AXI bus pipeline.)
BCM2837_DMA_TI_DEST_INC = (1 shl 4); Destination Address Increment (1 = Destination address increments after each write The address will increment by 4, if DEST_WIDTH=0 else by 32
BCM2837_DMA_TI_DEST_WIDTH = (1 shl 5); Destination Transfer Width (1 = Use 128-bit destination write width. 0 = Use 32-bit destination write width.)
BCM2837_DMA_TI_DEST_DREQ = (1 shl 6); Control Destination Writes with DREQ (1 = The DREQ selected by PERMAP will gate the destination writes)
BCM2837_DMA_TI_DEST_IGNORE = (1 shl 7); Ignore Writes (1 = Do not perform destination writes. 0 = Write data to destination.)
BCM2837_DMA_TI_SRC_INC = (1 shl 8); Source Address Increment (1 = Source address increments after each read. The address will increment by 4, if S_WIDTH=0 else by 32.)
BCM2837_DMA_TI_SRC_WIDTH = (1 shl 9); Source Transfer Width (1 = Use 128-bit source read width. 0 = Use 32-bit source read width.)
BCM2837_DMA_TI_SRC_DREQ = (1 shl 10); Control Source Reads with DREQ (1 = The DREQ selected by PERMAP will gate the source reads)
BCM2837_DMA_TI_SRC_IGNORE = (1 shl 11); Ignore Reads (1 = Do not perform source reads. In addition, destination writes will zero all the write strobes. This is used for fast cache fill operations.)
BCM2837_DMA_TI_BURST_LENGTH = ($F shl 12); Burst Transfer Length (Indicates the burst length of the DMA transfers)
BCM2837_DMA_TI_PERMAP = ($1F shl 16); Peripheral Mapping (Indicates the peripheral number (1-31) whose ready signal shall be used to control the rate of the transfers)
BCM2837_DMA_TI_WAITS = ($3E shl 21); Add Wait Cycles (This slows down the DMA throughput by setting the number of dummy cycles burnt after each DMA read or write operation is completed)
BCM2837_DMA_TI_NO_WIDE_BURSTS = (1 shl 26); Don't Do wide writes as a 2 beat burst (This prevents the DMA from issuing wide writes as 2 beat AXI bursts. This is an inefficient access mode, so the default is to use the bursts.)
Bits 27:31 Reserved - Write as 0, read as don't care
 
Note: BCM2837_DMA_TI_2DMODE, BCM2837_DMA_TI_DEST_IGNORE, BCM2837_DMA_TI_SRC_IGNORE and BCM2837_DMA_TI_NO_WIDE_BURSTS not available on DMA Lite channels
 
BCM2837_DMA_TI_PERMAP_SHIFT = 16;  
BCM2837_DMA_TI_BURST_LENGTH_SHIFT = 12;  
 
BCM2837_DMA_TI_BURST_LENGTH_DEFAULT = 0;  


BCM2837 DMA transfer length BCM2837_DMA_TXFR_LEN_*
See Section 4
 
BCM2837_DMA_TXFR_LEN_XLENGTH = ($FFFF shl 0); Transfer Length in bytes
BCM2837_DMA_TXFR_LEN_YLENGTH = ($3FFF shl 16); When in 2D mode, This is the Y transfer length, indicating how many xlength transfers are performed. When in normal linear mode this becomes the top bits of the XLENGTH.
 
Note: BCM2837_DMA_TXFR_LEN_YLENGTH not available on DMA Lite channels


BCM2837 DMA 2D stride BCM2837_DMA_STRIDE_*
See Section 4
 
BCM2837_DMA_STRIDE_S_STRIDE = ($FFFF shl 0); Destination Stride (2D Mode) (Signed (2 s complement) byte increment to apply to the destination address at the end of each row in 2D mode)
BCM2837_DMA_STRIDE_D_STRIDE = ($FFFF shl 16); Source Stride (2D Mode) (Signed (2 s complement) byte increment to apply to the source address at the end of each row in 2D mode)
 
Note: BCM2837_DMA_STRIDE_S_STRIDE and BCM2837_DMA_STRIDE_D_STRIDE not available on DMA Lite channels


BCM2837 DMA debug BCM2837_DMA_DEBUG_*
See Section 4
 
BCM2837_DMA_DEBUG_READ_LAST_NOT_SET_ERROR = (1 shl 0); Read Last Not Set Error
BCM2837_DMA_DEBUG_FIFO_ERROR = (1 shl 1); Fifo Error
BCM2837_DMA_DEBUG_READ_ERROR = (1 shl 2); Slave Read Response Error
Bit 3 Reserved - Write as 0, read as don't care
BCM2837_DMA_DEBUG_OUTSTANDING_WRITES = ($F shl 4); DMA Outstanding Writes Counter
BCM2837_DMA_DEBUG_DMA_ID = ($FF shl 8); DMA Id
BCM2837_DMA_DEBUG_DMA_STATE = ($1FF shl 16); DMA State Machine State
BCM2837_DMA_DEBUG_VERSION = (7 shl 25); DMA Version
BCM2837_DMA_DEBUG_LITE = (1 shl 28); DMA Lite
Bits 29:31 Reserved - Write as 0, read as don't care


BCM2837 DMA engine interrupt status BCM2837_DMA_INT_STATUS_*
See Section 4
 
BCM2837_DMA_INT_STATUS_0 = (1 shl 0);  
BCM2837_DMA_INT_STATUS_1 = (1 shl 1);  
BCM2837_DMA_INT_STATUS_2 = (1 shl 2);  
BCM2837_DMA_INT_STATUS_3 = (1 shl 3);  
BCM2837_DMA_INT_STATUS_4 = (1 shl 4);  
BCM2837_DMA_INT_STATUS_5 = (1 shl 5);  
BCM2837_DMA_INT_STATUS_6 = (1 shl 6);  
BCM2837_DMA_INT_STATUS_7 = (1 shl 7);  
BCM2837_DMA_INT_STATUS_8 = (1 shl 8);  
BCM2837_DMA_INT_STATUS_9 = (1 shl 9);  
BCM2837_DMA_INT_STATUS_10 = (1 shl 10);  
BCM2837_DMA_INT_STATUS_11 = (1 shl 11);  
BCM2837_DMA_INT_STATUS_12 = (1 shl 12);  
BCM2837_DMA_INT_STATUS_13 = (1 shl 13);  
BCM2837_DMA_INT_STATUS_14 = (1 shl 14);  
BCM2837_DMA_INT_STATUS_15 = (1 shl 15);  


BCM2837 DMA engine enable BCM2837_DMA_ENABLE_*
See Section 4
 
BCM2837_DMA_ENABLE_0 = (1 shl 0);  
BCM2837_DMA_ENABLE_1 = (1 shl 1);  
BCM2837_DMA_ENABLE_2 = (1 shl 2);  
BCM2837_DMA_ENABLE_3 = (1 shl 3);  
BCM2837_DMA_ENABLE_4 = (1 shl 4);  
BCM2837_DMA_ENABLE_5 = (1 shl 5);  
BCM2837_DMA_ENABLE_6 = (1 shl 6);  
BCM2837_DMA_ENABLE_7 = (1 shl 7);  
BCM2837_DMA_ENABLE_8 = (1 shl 8);  
BCM2837_DMA_ENABLE_9 = (1 shl 9);  
BCM2837_DMA_ENABLE_10 = (1 shl 10);  
BCM2837_DMA_ENABLE_11 = (1 shl 11);  
BCM2837_DMA_ENABLE_12 = (1 shl 12);  
BCM2837_DMA_ENABLE_13 = (1 shl 13);  
BCM2837_DMA_ENABLE_14 = (1 shl 14);  


BCM2837 DMA engine DREQ peripheral BCM2837_DMA_DREQ_*
See Section 4
 
BCM2837_DMA_DREQ_NONE = 0;  
BCM2837_DMA_DREQ_DSI0 = 1;  
BCM2837_DMA_DREQ_PCMTX = 2;  
BCM2837_DMA_DREQ_PCMRX = 3;  
BCM2837_DMA_DREQ_SMI = 4;  
BCM2837_DMA_DREQ_PWM = 5;  
BCM2837_DMA_DREQ_SPITX = 6;  
BCM2837_DMA_DREQ_SPIRX = 7;  
BCM2837_DMA_DREQ_BSCSPITX = 8;  
BCM2837_DMA_DREQ_BSCSPIRX = 9;  
BCM2837_DMA_DREQ_RESERVED1 = 10;  
BCM2837_DMA_DREQ_EMMC = 11;  
BCM2837_DMA_DREQ_UARTTX = 12;  
BCM2837_DMA_DREQ_SDHOST = 13;  
BCM2837_DMA_DREQ_UARTRX = 14;  
BCM2837_DMA_DREQ_DSI1 = 15;  
BCM2837_DMA_DREQ_SLIMBUS_MCTX = 16;  
BCM2837_DMA_DREQ_HDMI = 17;  
BCM2837_DMA_DREQ_SLIMBUS_MCRX = 18;  
BCM2837_DMA_DREQ_SLIMBUS_DC0 = 19;  
BCM2837_DMA_DREQ_SLIMBUS_DC1 = 20;  
BCM2837_DMA_DREQ_SLIMBUS_DC2 = 21;  
BCM2837_DMA_DREQ_SLIMBUS_DC3 = 22;  
BCM2837_DMA_DREQ_SLIMBUS_DC4 = 23;  
BCM2837_DMA_DREQ_SCALER_FIFO0 = 24;  
BCM2837_DMA_DREQ_SCALER_FIFO1 = 25;  
BCM2837_DMA_DREQ_SCALER_FIFO2 = 26;  
BCM2837_DMA_DREQ_SLIMBUS_DC5 = 27;  
BCM2837_DMA_DREQ_SLIMBUS_DC6 = 28;  
BCM2837_DMA_DREQ_SLIMBUS_DC7 = 29;  
BCM2837_DMA_DREQ_SLIMBUS_DC8 = 30;  
BCM2837_DMA_DREQ_SLIMBUS_DC9 = 31;  


BCM2837 BSC (I2C0/1/2) control BCM2837_BSC_C_*
See Section 3.2
 
BCM2837_BSC_C_I2CEN = (1 shl 15); I2C Enable (0 = BSC controller is disabled/1 = BSC controller is enabled)
BCM2837_BSC_C_INTR = (1 shl 10); INTR Interrupt on RX (0 = Don't generate interrupts on RXR condition/1 = Generate interrupt while RXR = 1)
BCM2837_BSC_C_INTT = (1 shl 9); INTT Interrupt on TX (0 = Don't generate interrupts on TXW condition/1 = Generate interrupt while TXW = 1)
BCM2837_BSC_C_INTD = (1 shl 8); INTD Interrupt on DONE (0 = Don't generate interrupts on DONE condition/1 = Generate interrupt while DONE = 1)
BCM2837_BSC_C_ST = (1 shl 7); ST Start Transfer (0 = No action/1 = Start a new transfer. One shot operation. Read back as 0)
BCM2837_BSC_C_CLEAR = (1 shl 5); CLEAR FIFO Clear (00 = No action/x1 = Clear FIFO. One shot operation/1x = Clear FIFO. One shot operation)
BCM2837_BSC_C_READ = (1 shl 0); READ Read Transfer (0 = Write Packet Transfer/1 = Read Packet Transfer)


BCM2837 BSC (I2C0/1/2) status BCM2837_BSC_S_*
See Section 3.2
 
BCM2837_BSC_S_CLKT = (1 shl 9); CLKT Clock Stretch Timeout (0 = No errors detected. 1 = Slave has held the SCL signal low (clock stretching) for longer and that specified in the I2CCLKT register Cleared by writing 1 to the field)
BCM2837_BSC_S_ERR = (1 shl 8); ERR ACK Error (0 = No errors detected. 1 = Slave has not acknowledged its address. Cleared by writing 1 to the field.)
BCM2837_BSC_S_RXF = (1 shl 7); RXF - FIFO Full (0 = FIFO is not full. 1 = FIFO is full. If a read is underway, no further serial data will be received until data is read from FIFO.)
BCM2837_BSC_S_TXE = (1 shl 6); TXE - FIFO Empty (0 = FIFO is not empty. 1 = FIFO is empty. If a write is underway, no further serial data can be transmitted until data is written to the FIFO.)
BCM2837_BSC_S_RXD = (1 shl 5); RXD - FIFO contains Data (0 = FIFO is empty. 1 = FIFO contains at least 1 byte. Cleared by reading sufficient data from FIFO.)
BCM2837_BSC_S_TXD = (1 shl 4); TXD - FIFO can accept Data (0 = FIFO is full. The FIFO cannot accept more data. 1 = FIFO has space for at least 1 byte.)
BCM2837_BSC_S_RXR = (1 shl 3); RXR - FIFO needs Reading (full) (0 = FIFO is less than full and a read is underway. 1 = FIFO is or more full and a read is underway. Cleared by reading sufficient data from the FIFO.)
BCM2837_BSC_S_TXW = (1 shl 2); TXW - FIFO needs Writing (full) (0 = FIFO is at least full and a write is underway (or sufficient data to send). 1 = FIFO is less then full and a write is underway. Cleared by writing sufficient data to the FIFO.)
BCM2837_BSC_S_DONE = (1 shl 1); DONE Transfer Done (0 = Transfer not completed. 1 = Transfer complete. Cleared by writing 1 to the field.)
BCM2837_BSC_S_TA = (1 shl 0); TA Transfer Active (0 = Transfer not active. 1 = Transfer active.)


BCM2837 BSC (I2C0/1/2) data length BCM2837_BSC_DLEN_*
See Section 3.2
 
BCM2837_BSC_DLEN_MASK = $FFFF; Data Length. (Writing to DLEN specifies the number of bytes to be transmitted/received. Reading from DLEN when TA = 1 or DONE = 1, returns the number of bytes still to be transmitted or received.)


BCM2837 BSC (I2C0/1/2) slave address BCM2837_BSC_A_*
See Section 3.2
 
BCM2837_BSC_A_MASK = $7F; Slave Address


BCM2837 BSC (I2C0/1/2) data FIFO BCM2837_BSC_FIFO_*
See Section 3.2
 
BCM2837_BSC_FIFO_MASK = $FF; Writes to the register write transmit data to the FIFO. Reads from register reads received data from the FIFO.
BCM2837_BSC_FIFO_SIZE = 16;  


BCM2837 BSC (I2C0/1/2) clock divider BCM2837_BSC_CDIV_*
See Section 3.2
 
BCM2837_BSC_CDIV_MASK = $FFFF; Clock Divider (SCL = core clock/CDIV) (CDIV is always rounded down to an even number)


BCM2837 BSC (I2C0/1/2) data delay BCM2837_BSC_DEL_*
See Section 3.2
 
BCM2837_BSC_DEL_FEDL_MASK = ($FFFF shl 16); FEDL Falling Edge Delay (Number of core clock cycles to wait after the falling edge of SCL before outputting next bit of data)
BCM2837_BSC_DEL_REDL_MASK = ($FFFF shl 0); REDL Rising Edge Delay (Number of core clock cycles to wait after the rising edge of SCL before reading the next bit of data)


BCM2837 BSC (I2C0/1/2) clock stretch timeout BCM2837_BSC_CLKT_TOUT_*
See Section 3.2
 
BCM2837_BSC_CLKT_TOUT_MASK = $FFFF; TOUT Clock Stretch Timeout Value (Number of SCL clock cycles to wait after the rising edge of SCL before deciding that the slave is not responding)


BCM2837 SPI0 BCM2837_SPI0_CS_*
See Section 10.5
 
BCM2837_SPI0_CS_LEN_LONG = (1 shl 25); Enable Long data word in Lossi mode if DMA_LEN is set (0 = writing to the FIFO will write a single byte/1 = writing to the FIFO will write a 32 bit word)
BCM2837_SPI0_CS_DMA_LEN = (1 shl 24); Enable DMA mode in Lossi mode
BCM2837_SPI0_CS_CSPOL2 = (1 shl 23); Chip Select 2 Polarity (0 = Chip select is active low/1 = Chip select is active high)
BCM2837_SPI0_CS_CSPOL1 = (1 shl 22); Chip Select 1 Polarity (0 = Chip select is active low/1 = Chip select is active high)
BCM2837_SPI0_CS_CSPOL0 = (1 shl 21); Chip Select 0 Polarity (0 = Chip select is active low/1 = Chip select is active high)
BCM2837_SPI0_CS_RXF = (1 shl 20); RXF - RX FIFO Full (0 = RXFIFO is not full/1 = RX FIFO is full. No further serial data will be sent/received until data is read from FIFO.)
BCM2837_SPI0_CS_RXR = (1 shl 19); RXR RX FIFO needs Reading (full) (0 = RX FIFO is less than full (or not active TA = 0)/1 = RX FIFO is or more full. Cleared by reading sufficient data from the RX FIFO or setting TA to 0.)
BCM2837_SPI0_CS_TXD = (1 shl 18); TXD TX FIFO can accept Data (0 = TX FIFO is full and so cannot accept more data/1 = TX FIFO has space for at least 1 byte)
BCM2837_SPI0_CS_RXD = (1 shl 17); RXD RX FIFO contains Data (0 = RX FIFO is empty/1 = RX FIFO contains at least 1 byte)
BCM2837_SPI0_CS_DONE = (1 shl 16); DONE Transfer Done (0 = Transfer is in progress (or not active TA = 0)/1 = Transfer is complete. Cleared by writing more data to the TX FIFO or setting TA to 0.
BCM2837_SPI0_CS_TE_EN = (1 shl 15); Unused
BCM2837_SPI0_CS_LMONO = (1 shl 14); Unused
BCM2837_SPI0_CS_LEN = (1 shl 13); LEN LoSSI enable (0 = The serial interface will behave as an SPI master/1 = The serial interface will behave as a LoSSI master)
BCM2837_SPI0_CS_REN = (1 shl 12); REN Read Enable. If this bit is set, the SPI peripheral will be able to send data to this device (0 = We intend to write to the SPI peripheral/1 = We intend to read from the SPI peripheral)
BCM2837_SPI0_CS_ADCS = (1 shl 11); ADCS Automatically Deassert Chip Select (0 = Don't automatically deassert chip select at the end of a DMA transfer chip select is manually controlled by software/1 = Automatically deassert chip select at the end of a DMA transfer as determined by SPIDLEN)
BCM2837_SPI0_CS_INTR = (1 shl 10); INTR Interrupt on RXR (0 = Don't generate interrupts on RX FIFO condition/1 = Generate interrupt while RXR = 1)
BCM2837_SPI0_CS_INTD = (1 shl 9); INTD Interrupt on Done (0 = Don't generate interrupt on transfer complete/1 = Generate interrupt when DONE = 1)
BCM2837_SPI0_CS_DMAEN = (1 shl 8); DMAEN DMA Enable (0 = No DMA requests will be issued/1 = Enable DMA operation. Peripheral generates data requests. These will be taken in four-byte words until the SPIDLEN has been reached.
BCM2837_SPI0_CS_TA = (1 shl 7); Transfer Active (0 = Transfer not active/1 = Transfer active)
BCM2837_SPI0_CS_CSPOL = (1 shl 6); Chip Select Polarity (0 = Chip select lines are active low/1 = Chip select lines are active high
BCM2837_SPI0_CS_CLEAR_RX = (1 shl 5); CLEAR FIFO Clear (00 = No action/x1 = Clear TX FIFO. One shot operation/1x = Clear RX FIFO. One shot operation.)
BCM2837_SPI0_CS_CLEAR_TX = (1 shl 4); As above
BCM2837_SPI0_CS_CPOL = (1 shl 3); Clock Polarity (0 = Rest state of clock = low/1 = Rest state of clock = high)
BCM2837_SPI0_CS_CPHA = (1 shl 2); Clock Phase (0 = First SCLK transition at middle of data bit/1 = First SCLK transition at beginning of data bit)
BCM2837_SPI0_CS_CS_0 = (0 shl 0); Chip Select (00 = Chip select 0/01 = Chip select 1/10 = Chip select 2/11 = Reserved
BCM2837_SPI0_CS_CS_1 = (1 shl 0); As above
BCM2837_SPI0_CS_CS_2 = (2 shl 0); As above
 
BCM2837_SPI0_CS_CS_MASK = (3 shl 0);  
 
BCM2837_SPI0_FIFO_DMA_DATA = $FFFFFFFF; DMA Mode (DMAEN set) If TA is clear, the first 32-bit write to this register will control SPIDLEN and SPICS. Subsequent reads and writes will be taken as four-byte data words to be read/written to the FIFO.s
BCM2837_SPI0_FIFO_IRQ_DATA = $000000FF; Poll/Interrupt Mode (DMAEN clear, TA set) Writes to the register write bytes to TX FIFO. Reads from register read bytes from the RX FIFO.
 
BCM2837_SPI0_CLK_CDIV = $0000FFFF; Clock Divider (SCLK = Core Clock/CDIV) If CDIV is set to 0, the divisor is 65536. The divisor must be a multiple of 2. Odd numbers rounded down. The maximum SPI clock rate is of the APB clock.
 
BCM2837_SPI0_DLEN_LEN = $0000FFFF; Data Length. The number of bytes to transfer. This field is only valid for DMA mode (DMAEN set) and controls how many bytes to transmit (and therefore receive).
 
BCM2837_SPI0_LTOH_TOH = $0000000F; This sets the Output Hold delay in APB clocks (A value of 0 causes a 1 clock delay)
 
BCM2837_SPI0_DC_RPANIC = ($FF shl 24); DMA Read Panic Threshold (Generate the Panic signal to the RX DMA engine whenever the RX FIFO level is greater than this amount)
BCM2837_SPI0_DC_RDREQ = ($FF shl 16); DMA Read Request Threshold (Generate A DREQ to the RX DMA engine whenever the RX FIFO level is greater than this amount) (RX DREQ is also generated if the transfer has finished but the RXFIFO isn't empty)
BCM2837_SPI0_DC_TPANIC = ($FF shl 8); DMA Write Panic Threshold (Generate the Panic signal to the TX DMA engine whenever the TX FIFO level is less than or equal to this amount)
BCM2837_SPI0_DC_TDREQ = ($FF shl 0); DMA Write Request Threshold (Generate a DREQ signal to the TX DMA engine whenever the TX FIFO level is less than or equal to this amount)


BCM2837 PWM control BCM2837_PWM_CTL_*
See Section 9.6
 
BCM2837_PWM_CTL_MSEN2 = (1 shl 15); Channel 2 M/S Enable (0: PWM algorithm is used/1: M/S transmission is used)
Bit 14 Reserved - Write as 0, read as don't care
BCM2837_PWM_CTL_USEF2 = (1 shl 13); Channel 2 Use Fifo (0: Data register is transmitted/1: Fifo is used for transmission)
BCM2837_PWM_CTL_POLA2 = (1 shl 12); Channel 2 Polarity (0 : 0=low 1=high/1: 1=low 0=high)
BCM2837_PWM_CTL_SBIT2 = (1 shl 11); Channel 2 Silence Bit (Defines the state of the output when no transmission takes place)
BCM2837_PWM_CTL_RPTL2 = (1 shl 10); Channel 2 Repeat Last Data (0: Transmission interrupts when FIFO is empty/1: Last data in FIFO is transmitted repetedly until FIFO is not empty)
BCM2837_PWM_CTL_MODE2 = (1 shl 9); Channel 2 Mode (0: PWM mode/1: Serialiser mode)
BCM2837_PWM_CTL_PWEN2 = (1 shl 8); Channel 2 Enable (0: Channel is disabled/1: Channel is enabled)
BCM2837_PWM_CTL_MSEN1 = (1 shl 7); Channel 1 M/S Enable (0: PWM algorithm is used/1: M/S transmission is used)
BCM2837_PWM_CTL_CLRF1 = (1 shl 6); Clear Fifo (1: Clears FIFO/0: Has no effect) (This is a single shot operation. This bit always reads 0)
BCM2837_PWM_CTL_USEF1 = (1 shl 5); Channel 1 Use Fifo (0: Data register is transmitted/1: Fifo is used for transmission)
BCM2837_PWM_CTL_POLA1 = (1 shl 4); Channel 1 Polarity (0 : 0=low 1=high/1: 1=low 0=high)
BCM2837_PWM_CTL_SBIT1 = (1 shl 3); Channel 1 Silence Bit (Defines the state of the output when no transmission takes place)
BCM2837_PWM_CTL_RPTL1 = (1 shl 2); Channel 1 Repeat Last Data (0: Transmission interrupts when FIFO is empty/1: Last data in FIFO is transmitted repetedly until FIFO is not empty)
BCM2837_PWM_CTL_MODE1 = (1 shl 1); Channel 1 Mode (0: PWM mode/1: Serialiser mode)
BCM2837_PWM_CTL_PWEN1 = (1 shl 0); Channel 1 Enable (0: Channel is disabled/1: Channel is enabled)


BCM2837 PWM status BCM2837_PWM_STA_*
See Section 9.6
 
BCM2837_PWM_STA_STA4 = (1 shl 12); Channel 4 State
BCM2837_PWM_STA_STA3 = (1 shl 11); Channel 3 State
BCM2837_PWM_STA_STA2 = (1 shl 10); Channel 2 State
BCM2837_PWM_STA_STA1 = (1 shl 9); Channel 1 State
BCM2837_PWM_STA_BERR = (1 shl 8); Bus Error Flag
BCM2837_PWM_STA_GAPO4 = (1 shl 7); Channel 4 Gap Occurred Flag
BCM2837_PWM_STA_GAPO3 = (1 shl 6); Channel 3 Gap Occurred Flag
BCM2837_PWM_STA_GAPO2 = (1 shl 5); Channel 2 Gap Occurred Flag
BCM2837_PWM_STA_GAPO1 = (1 shl 4); Channel 1 Gap Occurred Flag
BCM2837_PWM_STA_RERR1 = (1 shl 3); Fifo Read Error Flag
BCM2837_PWM_STA_WERR1 = (1 shl 2); Fifo Write Error Flag
BCM2837_PWM_STA_EMPT1 = (1 shl 1); Fifo Empty Flag
BCM2837_PWM_STA_FULL1 = (1 shl 0); Fifo Full Flag


BCM2837 PWM DMA configuration BCM2837_PWM_DMAC_*
See Section 9.6
 
BCM2837_PWM_DMAC_ENAB = (1 shl 31); DMA Enable (0: DMA disabled/1: DMA enabled)
BCM2837_PWM_DMAC_PANIC = ($FF shl 8); DMA Threshold for PANIC signal (Default: 0x7)
BCM2837_PWM_DMAC_DREQ = ($FF shl 0); DMA Threshold for DREQ signal (Default: 0x7)


BCM2837 PWM BCM2837_PWM_*
BCM2837_PWM_CTL = $00000000; PWM Control
BCM2837_PWM_STA = $00000004; PWM Status
BCM2837_PWM_DMAC = $00000008; PWM DMA Configuration
BCM2837_PWM_RNG1 = $00000010; PWM Channel 1 Range
BCM2837_PWM_DAT1 = $00000014; PWM Channel 1 Data
BCM2837_PWM_FIF1 = $00000018; PWM FIFO Input
BCM2837_PWM_RNG2 = $00000020; PWM Channel 2 Range
BCM2837_PWM_DAT2 = $00000024; PWM Channel 2 Data


BCM2837 PL011 UART data BCM2837_PL011_DR_*
See Section 13.4
 
BCM2837_PL011_DR_OE = (1 shl 11); Overrun error
BCM2837_PL011_DR_BE = (1 shl 10); Break error
BCM2837_PL011_DR_PE = (1 shl 9); Parity error
BCM2837_PL011_DR_FE = (1 shl 8); Framing error
BCM2837_PL011_DR_DATA = ($FF shl 0); Receive/Transmit data
BCM2837_PL011_DR_ERROR = BCM2837_PL011_DR_OE or BCM2837_PL011_DR_BE or BCM2837_PL011_DR_PE or BCM2837_PL011_DR_FE;  


BCM2837 PL011 UART receive status/error clear BCM2837_PL011_RSRECR_*
See Section 13.4
 
BCM2837_PL011_RSRECR_OE = (1 shl 3); Overrun error
BCM2837_PL011_RSRECR_BE = (1 shl 2); Break error
BCM2837_PL011_RSRECR_PE = (1 shl 1); Parity error
BCM2837_PL011_RSRECR_FE = (1 shl 0); Framing error


BCM2837 PL011 UART flag BCM2837_PL011_FR_*
See Section 13.4
 
BCM2837_PL011_FR_RI = (1 shl 8); Unsupported, write zero, read as don't care.
BCM2837_PL011_FR_TXFE = (1 shl 7); Transmit FIFO empty
BCM2837_PL011_FR_RXFF = (1 shl 6); Receive FIFO full
BCM2837_PL011_FR_TXFF = (1 shl 5); Transmit FIFO full
BCM2837_PL011_FR_RXFE = (1 shl 4); Receive FIFO empty
BCM2837_PL011_FR_BUSY = (1 shl 3); UART busy
BCM2837_PL011_FR_DCD = (1 shl 2); Unsupported, write zero, read as don't care.
BCM2837_PL011_FR_DSR = (1 shl 1); Unsupported, write zero, read as don't care.
BCM2837_PL011_FR_CTS = (1 shl 0); Clear to send (This bit is the complement of the UART clear to send, nUARTCTS, modem status input. That is, the bit is 1 when nUARTCTS is LOW.)


BCM2837 PL011 UART IrDA
See Section 13.4
 
This register is disabled, writing to it has no effect and reading returns 0


BCM2837 PL011 UART integer baud rate divisor BCM2837_PL011_IBRD_*
See Section 13.4
 
BCM2837_PL011_IBRD_MASK = ($FFFF shl 0);  


BCM2837 PL011 UART fractional baud rate divisor BCM2837_PL011_FBRD_*
See Section 13.4
 
BCM2837_PL011_FBRD_MASK = ($3F shl 0);  


BCM2837 PL011 UART line control BCM2837_PL011_LCRH_*
See Section 13.4
 
BCM2837_PL011_LCRH_SPS = (1 shl 7); Stick parity select
BCM2837_PL011_LCRH_WLEN = (3 shl 5); Word length
BCM2837_PL011_LCRH_WLEN8 = (3 shl 5); 8 bits
BCM2837_PL011_LCRH_WLEN7 = (2 shl 5); 7 bits
BCM2837_PL011_LCRH_WLEN6 = (1 shl 5); 6 bits
BCM2837_PL011_LCRH_WLEN5 = (0 shl 5); 5 bits
BCM2837_PL011_LCRH_FEN = (1 shl 4); Enable FIFOs
BCM2837_PL011_LCRH_STP2 = (1 shl 3); Two stop bits select
BCM2837_PL011_LCRH_EPS = (1 shl 2); Even parity select (0 = odd parity/1 = even parity)
BCM2837_PL011_LCRH_PEN = (1 shl 1); Parity enable
BCM2837_PL011_LCRH_BRK = (1 shl 0); Send break


BCM2837 PL011 UART control BCM2837_PL011_CR_*
See Section 13.4
 
BCM2837_PL011_CR_CTSEN = (1 shl 15); CTS hardware flow control enable (If this bit is set to 1 data is only transmitted when the nUARTCTS signal is asserted)
BCM2837_PL011_CR_RTSEN = (1 shl 14); RTS hardware flow control enable (If this bit is set to 1 data is only requested when there is space in the receive FIFO for it to be received)
BCM2837_PL011_CR_OUT2 = (1 shl 13); Unsupported, write zero, read as don't care.
BCM2837_PL011_CR_OUT1 = (1 shl 12); Unsupported, write zero, read as don't care.
BCM2837_PL011_CR_RTS = (1 shl 11); Request to send (This bit is the complement of the UART request to send, nUARTRTS, modem status output. That is, when the bit is programmed to a 1 then nUARTRTS is LOW.)
BCM2837_PL011_CR_DTR = (1 shl 10); Unsupported, write zero, read as don't care.
BCM2837_PL011_CR_RXE = (1 shl 9); Receive enable
BCM2837_PL011_CR_TXE = (1 shl 8); Transmit enable
BCM2837_PL011_CR_LBE = (1 shl 7); Loopback enable
Bits 6:3 Reserved - Write as 0, read as don't care
BCM2837_PL011_CR_SIRLP = (1 shl 2); Unsupported, write zero, read as don't care.
BCM2837_PL011_CR_SIREN = (1 shl 1); Unsupported, write zero, read as don't care.
BCM2837_PL011_CR_UARTEN = (1 shl 0); UART enable


BCM2837 PL011 UART interrupt FIFO level select BCM2837_PL011_IFLS_*
See Section 13.4
 
BCM2837_PL011_IFLS_RXIFPSEL = (7 shl 9); Unsupported, write zero, read as don't care.
BCM2837_PL011_IFLS_TXIFPSEL = (7 shl 6); Unsupported, write zero, read as don't care.
BCM2837_PL011_IFLS_RXIFLSEL = (7 shl 3); Receive interrupt FIFO level select
BCM2837_PL011_IFLS_RXIFLSEL1_8 = (0 shl 3); b000 = Receive FIFO becomes 1/8 full
BCM2837_PL011_IFLS_RXIFLSEL1_4 = (1 shl 3); b001 = Receive FIFO becomes 1/4 full
BCM2837_PL011_IFLS_RXIFLSEL1_2 = (2 shl 3); b010 = Receive FIFO becomes 1/2 full
BCM2837_PL011_IFLS_RXIFLSEL3_4 = (3 shl 3); b011 = Receive FIFO becomes 3/4 full
BCM2837_PL011_IFLS_RXIFLSEL7_8 = (4 shl 3); b100 = Receive FIFO becomes 7/8 full
BCM2837_PL011_IFLS_TXIFLSEL = (7 shl 0); Transmit interrupt FIFO level select
BCM2837_PL011_IFLS_TXIFLSEL1_8 = (0 shl 0); b000 = Transmit FIFO becomes 1/8 full
BCM2837_PL011_IFLS_TXIFLSEL1_4 = (1 shl 0); b001 = Transmit FIFO becomes 1/4 full
BCM2837_PL011_IFLS_TXIFLSEL1_2 = (2 shl 0); b010 = Transmit FIFO becomes 1/2 full
BCM2837_PL011_IFLS_TXIFLSEL3_4 = (3 shl 0); b011 = Transmit FIFO becomes 3/4 full
BCM2837_PL011_IFLS_TXIFLSEL7_8 = (4 shl 0); b100 = Transmit FIFO becomes 7/8 full


BCM2837 PL011 UART interrupt mask set/clear BCM2837_PL011_IMSC_*
See Section 13.4
 
BCM2837_PL011_IMSC_OEIM = (1 shl 10); Overrun error interrupt mask
BCM2837_PL011_IMSC_BEIM = (1 shl 9); Break error interrupt mask
BCM2837_PL011_IMSC_PEIM = (1 shl 8); Parity error interrupt mask
BCM2837_PL011_IMSC_FEIM = (1 shl 7); Framing error interrupt mask
BCM2837_PL011_IMSC_RTIM = (1 shl 6); Receive timeout interrupt mask
BCM2837_PL011_IMSC_TXIM = (1 shl 5); Transmit interrupt mask
BCM2837_PL011_IMSC_RXIM = (1 shl 4); Receive interrupt mask
BCM2837_PL011_IMSC_DSRMIM = (1 shl 3); Unsupported, write zero, read as don't care.
BCM2837_PL011_IMSC_DCDMIM = (1 shl 2); Unsupported, write zero, read as don't care.
BCM2837_PL011_IMSC_CTSMIM = (1 shl 1); nUARTCTS modem interrupt mask
BCM2837_PL011_IMSC_RIMIM = (1 shl 0); Unsupported, write zero, read as don't care.


BCM2837 PL011 UART raw interrupt status BCM2837_PL011_RIS_*
See Section 13.4
 
BCM2837_PL011_RIS_OERIS = (1 shl 10); Overrun error interrupt status
BCM2837_PL011_RIS_BERIS = (1 shl 9); Break error interrupt status
BCM2837_PL011_RIS_PERIS = (1 shl 8); Parity error interrupt status
BCM2837_PL011_RIS_FERIS = (1 shl 7); Framing error interrupt status
BCM2837_PL011_RIS_RTRIS = (1 shl 6); Receive timeout interrupt status
BCM2837_PL011_RIS_TXRIS = (1 shl 5); Transmit interrupt status
BCM2837_PL011_RIS_RXRIS = (1 shl 4); Receive interrupt status
BCM2837_PL011_RIS_DSRMRIS = (1 shl 3); Unsupported, write zero, read as don't care.
BCM2837_PL011_RIS_DCDMRIS = (1 shl 2); Unsupported, write zero, read as don't care.
BCM2837_PL011_RIS_CTSMRIS = (1 shl 1); nUARTCTS modem interrupt status
BCM2837_PL011_RIS_RIMRIS = (1 shl 0); Unsupported, write zero, read as don't care.


BCM2837 PL011 UART masked interrupt status BCM2837_PL011_MIS_*
See Section 13.4
 
BCM2837_PL011_MIS_OEMIS = (1 shl 10); Overrun error masked interrupt status
BCM2837_PL011_MIS_BEMIS = (1 shl 9); Break error masked interrupt status
BCM2837_PL011_MIS_PEMIS = (1 shl 8); Parity error masked interrupt status
BCM2837_PL011_MIS_FEMIS = (1 shl 7); Framing error masked interrupt status
BCM2837_PL011_MIS_RTMIS = (1 shl 6); Receive timeout masked interrupt status
BCM2837_PL011_MIS_TXMIS = (1 shl 5); Transmit masked interrupt status
BCM2837_PL011_MIS_RXMIS = (1 shl 4); Receive masked interrupt status
BCM2837_PL011_MIS_DSRMMIS = (1 shl 3); Unsupported, write zero, read as don't care.
BCM2837_PL011_MIS_DCDMMIS = (1 shl 2); Unsupported, write zero, read as don't care.
BCM2837_PL011_MIS_CTSMMIS = (1 shl 1); nUARTCTS modem masked interrupt status
BCM2837_PL011_MIS_RIMMIS = (1 shl 0); Unsupported, write zero, read as don't care.


BCM2837 PL011 UART interrupt clear BCM2837_PL011_ICR_*
See Section 13.4
 
BCM2837_PL011_ICR_OEIC = (1 shl 10); Overrun error interrupt clear
BCM2837_PL011_ICR_BEIC = (1 shl 9); Break error interrupt clear
BCM2837_PL011_ICR_PEIC = (1 shl 8); Parity error interrupt clear
BCM2837_PL011_ICR_FEIC = (1 shl 7); Framing error interrupt clear
BCM2837_PL011_ICR_RTIC = (1 shl 6); Receive timeout interrupt clear
BCM2837_PL011_ICR_TXIC = (1 shl 5); Transmit interrupt clear
BCM2837_PL011_ICR_RXIC = (1 shl 4); Receive interrupt clear
BCM2837_PL011_ICR_DSRMIC = (1 shl 3); Unsupported, write zero, read as don't care.
BCM2837_PL011_ICR_DCDMIC = (1 shl 2); Unsupported, write zero, read as don't care.
BCM2837_PL011_ICR_CTSMIC = (1 shl 1); nUARTCTS modem interrupt clear
BCM2837_PL011_ICR_RIMIC = (1 shl 0); Unsupported, write zero, read as don't care.


BCM2837 PL011 UART DMA Control
See Section 13.4
 
This register is disabled, writing to it has no effect and reading returns 0


BCM2837 ARM interrupt controller BCM2837_ARM_INTERRUPT_FIQ_*
See Section 7.5
 
BCM2837_ARM_INTERRUPT_FIQ_ENABLE = (1 shl 7); FIQ enable (Set this bit to 1 to enable FIQ generation. If set to 0 bits 6:0 are don't care.)
BCM2837_ARM_INTERRUPT_FIQ_SOURCE = ($7F shl 0); Select FIQ Source (0..127)


BCM2837 ARM timer BCM2837_ARM_TIMER_CONTROL_*
See Section 14.2
 
BCM2837_ARM_TIMER_CONTROL_COUNTER_PRESCALE = ($FF shl 16); Free running counter pre-scaler (Freq is sys_clk/(prescale+1))
BCM2837_ARM_TIMER_CONTROL_COUNTER_ENABLED = (1 shl 9); 0 : Free running counter Disabled/1 : Free running counter Enabled
BCM2837_ARM_TIMER_CONTROL_DEBUG_HALT = (1 shl 8); 0 : Timers keeps running if ARM is in debug halted mode/1 : Timers halted if ARM is in debug halted mode
BCM2837_ARM_TIMER_CONTROL_TIMER_ENABLED = (1 shl 7); 0 : Timer disabled/1 : Timer enabled
BCM2837_ARM_TIMER_CONTROL_INT_ENABLED = (1 shl 5); 0 : Timer interrupt disabled/1 : Timer interrupt enabled
BCM2837_ARM_TIMER_CONTROL_PRESCALE = (3 shl 2); Pre-scale bits: 00 : pre-scale is clock/1 (No pre-scale)/01 : pre-scale is clock/16/10 : pre-scale is clock/256/11 : pre-scale is clock/1
BCM2837_ARM_TIMER_CONTROL_32BIT = (1 shl 1); 0 : 16-bit counters/1 : 32-bit counter
BCM2837_ARM_TIMER_CONTROL_ONESHOT = (1 shl 0); 0 = wrapping mode (default)/1 = one-shot mode (Not supported by BCM2837)
 
BCM2837_ARM_TIMER_RAW_IRQ_PENDING = (1 shl 0); 0 : The interrupt pending bits is clear/1 : The interrupt pending bit is set
 
BCM2837_ARM_TIMER_MASKED_IRQ_PENDING = (1 shl 0); 0 : Interrupt line not asserted/1 :Interrupt line is asserted, (the interrupt pending and the interrupt enable bit are set)
 
BCM2837_ARM_TIMER_PREDIVIDER_MASK = ($3FF shl 0); Pre-divider value (timer_clock = apb_clock/(pre_divider+1))


BCM2837 power management, reset controller and watchdog BCM2837_PM_*
BCM2837_PM_PASSWORD = $5A000000;  
 
BCM2837_PM_RSTC_WRCFG_CLR = $FFFFFFCF;  
BCM2837_PM_RSTC_WRCFG_SET = $00000030;  
BCM2837_PM_RSTC_WRCFG_FULL_RESET = $00000020;  
BCM2837_PM_RSTC_RESET = $00000102;  
 
BCM2837_PM_RSTS_HADPOR_SET = $00001000;  
BCM2837_PM_RSTS_HADSRH_SET = $00000400;  
BCM2837_PM_RSTS_HADSRF_SET = $00000200;  
BCM2837_PM_RSTS_HADSRQ_SET = $00000100;  
BCM2837_PM_RSTS_HADWRH_SET = $00000040;  
BCM2837_PM_RSTS_HADWRF_SET = $00000020;  
BCM2837_PM_RSTS_HADWRQ_SET = $00000010;  
BCM2837_PM_RSTS_HADDRH_SET = $00000004;  
BCM2837_PM_RSTS_HADDRF_SET = $00000002;  
BCM2837_PM_RSTS_HADDRQ_SET = $00000001;  
 
BCM2837_PM_RSTS_RASPBERRYPI_HALT = $00000555; Special value to tell the Raspberry Pi firmware not to reboot
 
BCM2837_PM_WDOG_RESET = $00000000;  
BCM2837_PM_WDOG_TIME_MASK = $000FFFFF;  
 
BCM2837_PM_WDOG_TICKS_PER_SECOND = (1 shl 16);  
BCM2837_PM_WDOG_TICKS_PER_MILLISECOND = (BCM2837_PM_WDOG_TICKS_PER_SECOND div 1000);  


BCM2837 random number generator BCM2837_RANDOM_*
BCM2837_RANDOM_DISABLE = $00000000; Disable Random Number Generator
BCM2837_RANDOM_ENABLE = $00000001; Enable Random Number Generator
BCM2837_RANDOM_DOUBLE_SPEED = $00000002; Double Speed Mode (Less Random)


BCM2837 clock management BCM2837_CM_*
See Section 6
 
BCM2837_CM_PASSWORD = $5A000000;  


BCM2837 clock manager control BCM2837_CM_CTL_*
See Section 6.3
 
BCM2837_CM_CTL_MASH_0 = (0 shl 9); MASH control - 0 = integer division
BCM2837_CM_CTL_MASH_1 = (1 shl 9); MASH control - 1 = 1-stage MASH (equivalent to non-MASH dividers)
BCM2837_CM_CTL_MASH_2 = (2 shl 9); MASH control - 2 = 2-stage MASH
BCM2837_CM_CTL_MASH_3 = (3 shl 9); MASH control - 3 = 3-stage MASH (To avoid lock-ups and glitches do not change this control while BUSY=1 and do not change this control at the same time as asserting ENAB)
BCM2837_CM_CTL_FLIP = (1 shl 8); MASH control - Invert the clock generator output (To avoid output glitches do not switch this control while BUSY=1)
BCM2837_CM_CTL_BUSY = (1 shl 7); Clock generator is running (To avoid glitches and lock-ups, clock sources and setups must not be changed while this flag is set)
BCM2837_CM_CTL_GATE = (1 shl 6); Unused
BCM2837_CM_CTL_KILL = (1 shl 5); Kill the clock generator (0 = no action/1 = stop and reset the clock generator) (This is intended for test/debug only)
BCM2837_CM_CTL_ENAB = (1 shl 4); Enable the clock generator
 
BCM2837_CM_CTL_SRC_GND = (0 shl 0); Clock source - 0 Hz GND
BCM2837_CM_CTL_SRC_OSC = (1 shl 0); Clock source - 19.2 MHz Oscillator
BCM2837_CM_CTL_SRC_TESTDEBUG0 = (2 shl 0); Clock source - 0 Hz Testdebug0
BCM2837_CM_CTL_SRC_TESTDEBUG1 = (3 shl 0); Clock source - 0 Hz Testdebug1
BCM2837_CM_CTL_SRC_PLLA = (4 shl 0); Clock source - 0 Hz PLLA
BCM2837_CM_CTL_SRC_PLLC = (5 shl 0); Clock source - 1000 MHz PLLC (changes with overclock settings)
BCM2837_CM_CTL_SRC_PLLD = (6 shl 0); Clock source - 500 MHz PLLD
BCM2837_CM_CTL_SRC_HDMI = (7 shl 0); Clock source - 216 MHz HDMI auxiliary


BCM2837 clock manager divisor BCM2837_CM_DIV_*
See Section 6.3
 
BCM2837_CM_DIV_INT_MASK = $00FFF000; Integer part of divisor (This value has a minimum limit determined by the MASH setting) (To avoid lock-ups and glitches do not change this control while BUSY=1)
BCM2837_CM_DIV_FRAC_MASK = $00000FFF; Fractional part of divisor (To avoid lock-ups and glitches do not change this control while BUSY=1)


BCM2837 clock manager BCM2837_CM_*
BCM2837_CM_GNRICCTL = $00000000; Generic Clock Control
BCM2837_CM_GNRICDIV = $00000004; Generic Clock Divisor
BCM2837_CM_VPUCTL = $00000008; VPU Clock Control
BCM2837_CM_VPUDIV = $0000000C; VPU Clock Divisor
BCM2837_CM_SYSCTL = $00000010; System Clock Control
BCM2837_CM_SYSDIV = $00000014; System Clock Divisor
BCM2837_CM_PERIACTL = $00000018; PERIA Clock Control
BCM2837_CM_PERIADIV = $0000001C; PERIA Clock Divisor
BCM2837_CM_PERIICTL = $00000020; PERII Clock Control
BCM2837_CM_PERIIDIV = $00000024; PERII Clock Divisor
BCM2837_CM_H264CTL = $00000028; H264 Clock Control
BCM2837_CM_H264DIV = $0000002C; H264 Clock Divisor
BCM2837_CM_ISPCTL = $00000030; ISP Clock Control
BCM2837_CM_ISPDIV = $00000034; ISP Clock Divisor
BCM2837_CM_V3DCTL = $00000038; V3D Clock Control
BCM2837_CM_V3DDIV = $0000003C; V3D Clock Divisor
BCM2837_CM_CAM0CTL = $00000040; Camera 0 Clock Control
BCM2837_CM_CAM0DIV = $00000044; Camera 0 Clock Divisor
BCM2837_CM_CAM1CTL = $00000048; Camera 1 Clock Control
BCM2837_CM_CAM1DIV = $0000004C; Camera 1 Clock Divisor
BCM2837_CM_CCP2CTL = $00000050; CCP2 Clock Control
BCM2837_CM_CCP2DIV = $00000054; CCP2 Clock Divisor
BCM2837_CM_DSI0ECTL = $00000058; DSI0E Clock Control
BCM2837_CM_DSI0EDIV = $0000005C; DSI0E Clock Divisor
BCM2837_CM_DSI0PCTL = $00000060; DSI0P Clock Control
BCM2837_CM_DSI0PDIV = $00000064; DSI0P Clock Divisor
BCM2837_CM_DPICTL = $00000068; DPI Clock Control
BCM2837_CM_DPIDIV = $0000006C; DPI Clock Divisor
BCM2837_CM_GP0CTL = $00000070; General Purpose 0 Clock Control
BCM2837_CM_GP0DIV = $00000074; General Purpose 0 Clock Divisor
BCM2837_CM_GP1CTL = $00000078; General Purpose 1 Clock Control
BCM2837_CM_GP1DIV = $0000007C; General Purpose 1 Clock Divisor
BCM2837_CM_GP2CTL = $00000080; General Purpose 2 Clock Control
BCM2837_CM_GP2DIV = $00000084; General Purpose 2 Clock Divisor
BCM2837_CM_HSMCTL = $00000088; HSM Clock Control
BCM2837_CM_HSMDIV = $0000008C; HSM Clock Divisor
BCM2837_CM_OTPCTL = $00000090; OTP Clock Control
BCM2837_CM_OTPDIV = $00000094; OTP Clock Divisor
BCM2837_CM_PCMCTL = $00000098; PCM/I2S Clock Control
BCM2837_CM_PCMDIV = $0000009C; PCM/I2S Clock Divisor
BCM2837_CM_PWMCTL = $000000A0; PWM Clock Control
BCM2837_CM_PWMDIV = $000000A4; PWM Clock Divisor
BCM2837_CM_SLIMCTL = $000000A8; SLIM Clock Control
BCM2837_CM_SLIMDIV = $000000AC; SLIM Clock Divisor
BCM2837_CM_SMICTL = $000000B0; SMI Clock Control
BCM2837_CM_SMIDIV = $000000B4; SMI Clock Divisor
BCM2837_CM_TCNTCTL = $000000C0; TCNT Clock Control
BCM2837_CM_TCNTDIV = $000000C4; TCNT Clock Divisor
BCM2837_CM_TECCTL = $000000C8; TEC Clock Control
BCM2837_CM_TECDIV = $000000CC; TEC Clock Divisor
BCM2837_CM_TD0CTL = $000000D0; TD0 Clock Control
BCM2837_CM_TD0DIV = $000000D4; TD0 Clock Divisor
BCM2837_CM_TD1CTL = $000000D8; TD1 Clock Control
BCM2837_CM_TD1DIV = $000000DC; TD1 Clock Divisor
BCM2837_CM_TSENSCTL = $000000E0; TSENS Clock Control
BCM2837_CM_TSENSDIV = $000000E4; TSENS Clock Divisor
BCM2837_CM_TIMERCTL = $000000E8; Timer Clock Control
BCM2837_CM_TIMERDIV = $000000EC; Timer Clock Divisor
BCM2837_CM_UARTCTL = $000000F0; UART Clock Control
BCM2837_CM_UARTDIV = $000000F4; UART Clock Divisor
BCM2837_CM_VECCTL = $000000F8; VEC Clock Control
BCM2837_CM_VECDIV = $000000FC; VEC Clock Divisor
 
BCM2837_CM_OSCCOUNT = $00000100; Oscillator Count
BCM2837_CM_PLLA = $00000104; PLLA
BCM2837_CM_PLLC = $00000108; PLLC
BCM2837_CM_PLLD = $0000010C; PLLD
BCM2837_CM_PLLH = $00000110; PLLH
BCM2837_CM_LOCK = $00000114; Lock
BCM2837_CM_EVENT = $00000118; Event
BCM2837_CM_INTEN = $00000118; INTEN
BCM2837_CM_DSI0HSCK = $00000120; DSI0HSCK
BCM2837_CM_CKSM = $00000124; CKSM
BCM2837_CM_OSCFREQI = $00000128; Oscillator Frequency Integer
BCM2837_CM_OSCFREQF = $0000012C; Oscillator Frequency Fraction
BCM2837_CM_PLLTCTL = $00000130; PLLT Control
BCM2837_CM_PLLTCNT0 = $00000134; PLLT0 Count
BCM2837_CM_PLLTCNT1 = $00000138; PLLT1 Count
BCM2837_CM_PLLTCNT2 = $0000013C; PLLT2 Count
BCM2837_CM_PLLTCNT3 = $00000140; PLLT3 Count
BCM2837_CM_TDCLKEN = $00000144; TD Clock Enable
BCM2837_CM_BURSTCTL = $00000148; Burst Control
BCM2837_CM_BURSTCNT = $0000014C; Burst Count
BCM2837_CM_DSI1ECTL = $00000158; DSI1E Clock Control
BCM2837_CM_DSI1EDIV = $0000015C; DSI1E Clock Divisor
BCM2837_CM_DSI1PCTL = $00000160; DSI1P Clock Control
BCM2837_CM_DSI1PDIV = $00000164; DSI1P Clock Divisor
BCM2837_CM_DFTCTL = $00000168; DFT Clock Control
BCM2837_CM_DFTDIV $0000016C; DFT Clock Divisor
BCM2837_CM_PLLB = $00000170; PLLB
 
BCM2837_CM_PULSECTL = $00000190; Pulse Clock Control
BCM2837_CM_PULSEDIV = $00000194; Pulse Clock Divisor
BCM2837_CM_SDCCTL = $000001A8; SDC Clock Control
BCM2837_CM_SDCDIV = $000001AC; SDC Clock Divisor
BCM2837_CM_ARMCTL = $000001B0; ARM Clock Control
BCM2837_CM_ARMDIV = $000001B4; ARM Clock Divisor
BCM2837_CM_AVEOCTL = $000001B8; AVEO Clock Control
BCM2837_CM_AVEODIV = $000001BC; AVEO Clock Divisor
BCM2837_CM_EMMCCTL = $000001C0; EMMC Clock Control
BCM2837_CM_EMMCDIV = $000001C4; EMMC Clock Divisor


BCM2837 mailbox BCM2837_MAILBOX_*
BCM2837_MAILBOX_0 = 0;  
BCM2837_MAILBOX_1 = 1;  


BCM2837 mailbox 0 channel BCM2837_MAILBOX0_CHANNEL_*
See https://github.com/raspberrypi/firmware/wiki/Mailboxes
 
BCM2837_MAILBOX0_CHANNEL_POWER_MGMT = 0;  
BCM2837_MAILBOX0_CHANNEL_FRAMEBUFFER = 1;  
BCM2837_MAILBOX0_CHANNEL_UART = 2;  
BCM2837_MAILBOX0_CHANNEL_VCHIQ = 3;  
BCM2837_MAILBOX0_CHANNEL_LEDS = 4;  
BCM2837_MAILBOX0_CHANNEL_BUTTONS = 5;  
BCM2837_MAILBOX0_CHANNEL_TOUCHSCREEN = 6;  
BCM2837_MAILBOX0_CHANNEL_UNKNOWN = 7;  
BCM2837_MAILBOX0_CHANNEL_PROPERTYTAGS_ARMVC = 8;  
BCM2837_MAILBOX0_CHANNEL_PROPERTYTAGS_VCARM = 9;  


BCM2837 mailbox 1 channel BCM2837_MAILBOX_*_MASK
See https://github.com/raspberrypi/firmware/wiki/Mailboxes
Currently unknown
 
The BCM2837 mailboxes pass 28-bit messages (The low 4 bits of the 32-bit value are used to specify the channel)
BCM2837_MAILBOX_CHANNEL_MASK = $0000000F;  
BCM2837_MAILBOX_DATA_MASK = $FFFFFFF0;  


BCM2837 mailbox status flag BCM2837_MAILBOX_STATUS_*
BCM2837_MAILBOX_STATUS_FULL = $80000000;  
BCM2837_MAILBOX_STATUS_EMPTY = $40000000;  


BCM2837 mailbox property tag BCM2837_MBOX_TAG_GET_*
See https://github.com/raspberrypi/firmware/wiki/Mailbox-property-interface or \include\soc\bcm2835\raspberrypi-firmware.h
 
VideoCore
BCM2837_MBOX_TAG_GET_FIRMWARE_REV = $00000001;  
Hardware
BCM2837_MBOX_TAG_GET_BOARD_MODEL = $00010001;  
BCM2837_MBOX_TAG_GET_BOARD_REV = $00010002;  
 
BCM2837_MBOX_TAG_GET_MAC_ADDRESS = $00010003;  
 
BCM2837_MBOX_TAG_GET_BOARD_SERIAL = $00010004;  
 
BCM2837_MBOX_TAG_GET_ARM_MEMORY = $00010005;  
BCM2837_MBOX_TAG_GET_VC_MEMORY = $00010006;  
 
BCM2837_MBOX_TAG_GET_CLOCKS = $00010007;  
Shared Resource Management
BCM2837_MBOX_TAG_GET_POWER_STATE = $00020001; Response indicates current state
BCM2837_MBOX_TAG_GET_TIMING = $00020002; Response indicates wait time required after turning a device on before power is stable
BCM2837_MBOX_TAG_SET_POWER_STATE = $00028001; Response indicates new state, with/without waiting for the power to become stable.
 
BCM2837_MBOX_TAG_GET_CLOCK_STATE = $00030001;  
BCM2837_MBOX_TAG_SET_CLOCK_STATE = $00038001;  
 
BCM2837_MBOX_TAG_GET_CLOCK_RATE = $00030002;  
BCM2837_MBOX_TAG_SET_CLOCK_RATE = $00038002;  
 
BCM2837_MBOX_TAG_GET_CLOCK_MAX_RATE = $00030004; Return the maximum supported clock rate for the given clock. Clocks should not be set higher than this.
BCM2837_MBOX_TAG_GET_CLOCK_MIN_RATE = $00030007; Return the minimum supported clock rate for the given clock. This may be used when idle.
 
BCM2837_MBOX_TAG_GET_TURBO = $00030009; Get the turbo state for index Id. Id should be 0. level will be zero for non-turbo and one for turbo.
BCM2837_MBOX_TAG_SET_TURBO = $00038009; Set the turbo state for index Id. Id should be zero. level will be zero for non-turbo and one for turbo. This will cause GPU clocks to be set to maximum when enabled and minimum when disabled.
 
BCM2837_MBOX_TAG_GET_STC = $0003000b;  
Voltage
BCM2837_MBOX_TAG_GET_VOLTAGE = $00030003; The voltage value may be clamped to the supported range. A value of 0x80000000 means the Id was not valid.
BCM2837_MBOX_TAG_SET_VOLTAGE = $00038003; The voltage value may be clamped to the supported range. A value of 0x80000000 means the Id was not valid.
 
BCM2837_MBOX_TAG_GET_MAX_VOLTAGE = $00030005; Return the maximum supported voltage rate for the given Id. Voltages should not be set higher than this.
BCM2837_MBOX_TAG_GET_MIN_VOLTAGE = $00030008; Return the minimum supported voltage rate for the given Id. This may be used when idle.
 
BCM2837_MBOX_TAG_GET_TEMP = $00030006; Return the temperature of the SoC in thousandths of a degree C. Id should be zero.
BCM2837_MBOX_TAG_GET_MAX_TEMP = $0003000a; Return the maximum safe temperature of the SoC in thousandths of a degree C. Id should be zero. Overclock may be disabled above this temperature.
 
BCM2837_MBOX_TAG_ALLOCATE_MEMORY = $0003000c; Allocates contiguous memory on the GPU. Size and alignment are in bytes.
BCM2837_MBOX_TAG_LOCK_MEMORY = $0003000d; Lock buffer in place, and return a bus address. Must be done before memory can be accessed.
BCM2837_MBOX_TAG_UNLOCK_MEMORY = $0003000e; Unlock buffer. It retains contents, but may move. Needs to be locked before next use. status=0 is success.
BCM2837_MBOX_TAG_RELEASE_MEMORY = $0003000f; Free the memory buffer. status=0 is success.
 
BCM2837_MBOX_TAG_EXECUTE_CODE = $00030010; Calls the function at given (bus) address and with arguments given. E.g. r0 = fn(r0, r1, r2, r3, r4, r5); It blocks until call completes.
BCM2837_MBOX_TAG_EXECUTE_QPU = $00030011;  
BCM2837_MBOX_TAG_ENABLE_QPU = $00030012;  
 
BCM2837_MBOX_TAG_GET_DISPMANX_HANDLE = $00030014; Gets the mem_handle associated with a created dispmanx resource. This can be locked and the memory directly written from the arm to avoid having to copy the image data to GPU.
BCM2837_MBOX_TAG_GET_EDID_BLOCK = $00030020; This reads the specified EDID block from attached HDMI/DVI device. There will always be at least one block of 128 bytes, but there may be additional blocks. You should keep requesting blocks (starting from 0) until the status returned is non-zero.
 
BCM2837_MBOX_TAG_GET_CUSTOMER_OTP = $00030021;  
BCM2837_MBOX_TAG_SET_CUSTOMER_OTP = $00038021;  
 
BCM2837_MBOX_TAG_GET_DOMAIN_STATE = $00030030;  
BCM2837_MBOX_TAG_SET_DOMAIN_STATE = $00038030;  
Frame Buffer
BCM2837_MBOX_TAG_ALLOCATE_BUFFER = $00040001; If the requested alignment is unsupported then the current base and size (which may be 0 if not allocated) is returned and no change occurs
BCM2837_MBOX_TAG_RELEASE_BUFFER = $00048001; Releases and disables the frame buffer
 
BCM2837_MBOX_TAG_SET_BLANK_SCREEN = $00040002;  
BCM2837_MBOX_TAG_TST_BLANK_SCREEN = $00044002;  
 
BCM2837_MBOX_TAG_GET_PHYSICAL_W_H= $00040003; Note that the "physical (display)" size is the size of the allocated buffer in memory, not the resolution of the video signal sent to the display device.
BCM2837_MBOX_TAG_TEST_PHYSICAL_W_H = $00044003;  
BCM2837_MBOX_TAG_SET_PHYSICAL_W_H = $00048003;  
 
BCM2837_MBOX_TAG_GET_VIRTUAL_W_H = $00040004; Note that the "virtual (buffer)" size is the portion of buffer that is sent to the display device, not the resolution the buffer itself. This may be smaller than the allocated buffer size in order to implement panning.
BCM2837_MBOX_TAG_TEST_VIRTUAL_W_H = $00044004;  
BCM2837_MBOX_TAG_SET_VIRTUAL_W_H = $00048004;  
 
BCM2837_MBOX_TAG_GET_DEPTH = $00040005;  
BCM2837_MBOX_TAG_TEST_DEPTH = $00044005;  
BCM2837_MBOX_TAG_SET_DEPTH = $00048005;  
 
BCM2837_MBOX_TAG_GET_PIXEL_ORDER = $00040006;  
BCM2837_MBOX_TAG_TEST_PIXEL_ORDER = $00044006;  
BCM2837_MBOX_TAG_SET_PIXEL_ORDER = $00048006;  
 
BCM2837_MBOX_TAG_GET_ALPHA_MODE = $00040007;  
BCM2837_MBOX_TAG_TEST_ALPHA_MODE = $00044007;  
BCM2837_MBOX_TAG_SET_ALPHA_MODE = $00048007;  
 
BCM2837_MBOX_TAG_GET_PITCH = $00040008;  
BCM2837_MBOX_TAG_TST_PITCH = $00044008;  
BCM2837_MBOX_TAG_SET_PITCH = $00048008;  
 
BCM2837_MBOX_TAG_GET_VIRTUAL_OFFSET = $00040009; Offset of physical display window within virtual buffer
BCM2837_MBOX_TAG_TEST_VIRTUAL_OFFSET = $00044009;  
BCM2837_MBOX_TAG_SET_VIRTUAL_OFFSET = $00048009;  
 
BCM2837_MBOX_TAG_GET_OVERSCAN = $0004000a;  
BCM2837_MBOX_TAG_TEST_OVERSCAN = $0004400a;  
BCM2837_MBOX_TAG_SET_OVERSCAN = $0004800a;  
 
BCM2837_MBOX_TAG_GET_PALETTE = $0004000b;  
BCM2837_MBOX_TAG_TEST_PALETTE = $0004400b;  
BCM2837_MBOX_TAG_SET_PALETTE = $0004800b;  
 
BCM2837_MBOX_TAG_GET_TOUCHBUF = $0004000f;  
BCM2837_MBOX_TAG_GET_GPIOVIRTBUF = $00040010;  
 
BCM2837_MBOX_TAG_GET_LAYER = $0004000c;  
BCM2837_MBOX_TAG_TST_LAYER = $0004400c;  
BCM2837_MBOX_TAG_SET_LAYER = $0004800c;  
 
BCM2837_MBOX_TAG_GET_TRANSFORM = $0004000d;  
BCM2837_MBOX_TAG_TST_TRANSFORM = $0004400d;  
BCM2837_MBOX_TAG_SET_TRANSFORM = $0004800d;  
 
BCM2837_MBOX_TAG_TST_VSYNC = $0004400e;  
BCM2837_MBOX_TAG_SET_VSYNC = $0004800e;  
 
BCM2837_MBOX_TAG_SET_BACKLIGHT = $0004800f;  
 
BCM2837_MBOX_TAG_SET_CURSOR_INFO = $00008010; 00008011 These were reversed in the documentation, see Linux \include\soc\bcm2835\raspberrypi-firmware.h
BCM2837_MBOX_TAG_SET_CURSOR_STATE = $00008011; 00008010
VCHIQ
BCM2837_MBOX_TAG_VCHIQ_INIT = $00048010;  
Config
BCM2837_MBOX_TAG_GET_COMMAND_LINE = $00050001;  
Shared Resource Management
BCM2837_MBOX_TAG_GET_DMA_CHANNELS = $00060001; Caller assumes that the VC has enabled all the usable DMA channels
End
BCM2837_MBOX_TAG_END = $00000000;  


BCM2837 mailbox board revision value BCM2837_BOARD_REV_*
See: http://elinux.org/RPi_HardwareHistory
 
BCM2837_BOARD_REV_2B_1 = $00A01041;  
BCM2837_BOARD_REV_2B_2 = $00A21041;  
BCM2837_BOARD_REV_3B_1 = $00A02082;  
 
BCM2837_BOARD_REV_MASK = $00FFFFFF; Mask off the warranty bit


BCM2837 mailbox board revision BCM2837_BOARD_REVISION_*
See: https://github.com/AndrewFromMelbourne/raspberry_pi_revision
 
BCM2837_BOARD_REVISION_PCB_MASK = ($F shl 0); PCB Revision Number
 
BCM2837_BOARD_REVISION_MODEL_MASK = ($FF shl 4); Model Number
BCM2837_BOARD_REVISION_MODEL_A = (0 shl 4); Model A (Cannot occur on BCM2837)
BCM2837_BOARD_REVISION_MODEL_B = (1 shl 4); Model B (Cannot occur on BCM2837)
BCM2837_BOARD_REVISION_MODEL_APLUS = (2 shl 4); Model A+ (Cannot occur on BCM2837)
BCM2837_BOARD_REVISION_MODEL_BPLUS = (3 shl 4); Model B+ (Cannot occur on BCM2837)
BCM2837_BOARD_REVISION_MODEL_2B = (4 shl 4); Model 2B
BCM2837_BOARD_REVISION_MODEL_ALPHA = (5 shl 4); Unknown
BCM2837_BOARD_REVISION_MODEL_COMPUTE = (6 shl 4); Compute Module (Cannot occur on BCM2837)
BCM2837_BOARD_REVISION_MODEL_UNKNOWN = (7 shl 4); Unknown
BCM2837_BOARD_REVISION_MODEL_3B = (8 shl 4); Model 3B
BCM2837_BOARD_REVISION_MODEL_ZERO = (9 shl 4); Model Zero (Cannot occur on BCM2837)
 
BCM2837_BOARD_REVISION_PROCESSOR_MASK = ($F shl 12); Processor Type
BCM2837_BOARD_REVISION_PROCESSOR_BCM2835 = (0 shl 12); BCM2835 (Cannot occur on BCM2837)
BCM2837_BOARD_REVISION_PROCESSOR_BCM2836 = (1 shl 12); BCM2836
BCM2837_BOARD_REVISION_PROCESSOR_BCM2837 = (2 shl 12); BCM2837
 
BCM2837_BOARD_REVISION_MANUFACTURER_MASK = ($F shl 16); Manufacturer
BCM2837_BOARD_REVISION_MANUFACTURER_SONY = (0 shl 16); Sony
BCM2837_BOARD_REVISION_MANUFACTURER_EGOMAN = (1 shl 16); Egoman
BCM2837_BOARD_REVISION_MANUFACTURER_EMBEST = (2 shl 16); Embest
BCM2837_BOARD_REVISION_MANUFACTURER_UNKNOWN = (3 shl 16); Unknown
BCM2837_BOARD_REVISION_MANUFACTURER_EMBEST2 = (4 shl 16); Embest
 
BCM2837_BOARD_REVISION_MEMORY_MASK = ($7 shl 20); Memory Size
BCM2837_BOARD_REVISION_MEMORY_256M = (0 shl 20); 256M
BCM2837_BOARD_REVISION_MEMORY_512M = (1 shl 20); 512M
BCM2837_BOARD_REVISION_MEMORY_1024M = (2 shl 20); 1024M
 
BCM2837_BOARD_REVISION_ENCODED_FLAG = (1 shl 23); Encoded Flag, if set then revision uses this encoding
 
BCM2837_BOARD_REVISION_MASK = $00FFFFFF; Mask off the warranty bits


BCM2837 mailbox power state device BCM2837_MBOX_POWER_DEVID_*
BCM2837_MBOX_POWER_DEVID_SDHCI = 0;  
BCM2837_MBOX_POWER_DEVID_UART0 = 1;  
BCM2837_MBOX_POWER_DEVID_UART1 = 2;  
BCM2837_MBOX_POWER_DEVID_USB_HCD = 3;  
BCM2837_MBOX_POWER_DEVID_I2C0 = 4;  
BCM2837_MBOX_POWER_DEVID_I2C1 = 5;  
BCM2837_MBOX_POWER_DEVID_I2C2 = 6;  
BCM2837_MBOX_POWER_DEVID_SPI = 7;  
BCM2837_MBOX_POWER_DEVID_CCP2TX = 8;  
 
BCM2837_MBOX_POWER_DEVID_UNKNOWN = $FFFFFFFF;  


BCM2837 mailbox power state request BCM2837_MBOX_SET_POWER_STATE_REQ_*
BCM2837_MBOX_SET_POWER_STATE_REQ_OFF = (0 shl 0);  
BCM2837_MBOX_SET_POWER_STATE_REQ_ON = (1 shl 0);  
BCM2837_MBOX_SET_POWER_STATE_REQ_WAIT = (1 shl 1);  


BCM2837 mailbox power state response BCM2837_MBOX_POWER_STATE_RESP_*
BCM2837_MBOX_POWER_STATE_RESP_OFF = (0 shl 0);  
BCM2837_MBOX_POWER_STATE_RESP_ON = (1 shl 0);  
BCM2837_MBOX_POWER_STATE_RESP_NODEV = (1 shl 1); Device doesn't exist


BCM2837 mailbox clock state/rate Id BCM2837_MBOX_CLOCK_ID_*
BCM2837_MBOX_CLOCK_ID_RESERVED = 0;  
BCM2837_MBOX_CLOCK_ID_EMMC = 1;  
BCM2837_MBOX_CLOCK_ID_UART = 2;  
BCM2837_MBOX_CLOCK_ID_ARM = 3;  
BCM2837_MBOX_CLOCK_ID_CORE = 4;  
BCM2837_MBOX_CLOCK_ID_V3D = 5;  
BCM2837_MBOX_CLOCK_ID_H264 = 6;  
BCM2837_MBOX_CLOCK_ID_ISP = 7;  
BCM2837_MBOX_CLOCK_ID_SDRAM = 8;  
BCM2837_MBOX_CLOCK_ID_PIXEL = 9;  
BCM2837_MBOX_CLOCK_ID_PWM = 10;  
 
BCM2837_MBOX_CLOCK_ID_UNKNOWN = $FFFFFFFF;  


BCM2837 mailbox clock state BCM2837_MBOX_SET_CLOCK_STATE_REQ_*
BCM2837_MBOX_SET_CLOCK_STATE_REQ_OFF = (0 shl 0);  
BCM2837_MBOX_SET_CLOCK_STATE_REQ_ON = (1 shl 0);  
BCM2837_MBOX_SET_CLOCK_STATE_REQ_NOCLOCK = (1 shl 1); Clock doesn't exist


BCM2837 mailbox clock state response BCM2837_MBOX_CLOCK_STATE_RESP_*
BCM2837_MBOX_CLOCK_STATE_RESP_OFF = (0 shl 0);  
BCM2837_MBOX_CLOCK_STATE_RESP_ON = (1 shl 0);  
BCM2837_MBOX_CLOCK_STATE_RESP_NOCLOCK= (1 shl 1); Clock doesn't exist


BCM2837 mailbox clock rate turbo BCM2837_MBOX_CLOCK_RATE_*
BCM2837_MBOX_CLOCK_RATE_REQ_SKIP_TURBO = (1 shl 0);  


BCM2837 mailbox voltage Id BCM2837_MBOX_VOLTAGE_ID_*
BCM2837_MBOX_VOLTAGE_ID_RESERVED = $00000000;  
BCM2837_MBOX_VOLTAGE_ID_CORE = $00000001;  
BCM2837_MBOX_VOLTAGE_ID_SDRAM_C = $00000002;  
BCM2837_MBOX_VOLTAGE_ID_SDRAM_P = $00000003;  
BCM2837_MBOX_VOLTAGE_ID_SDRAM_I = $00000004;  


BCM2837 mailbox voltage BCM2837_MBOX_VOLTAGE_*
BCM2837_MBOX_VOLTAGE_INVALID = $80000000; A value of 0x80000000 means the Id was not valid


BCM2837 mailbox temperature Id BCM2837_MBOX_TEMP_ID_*
BCM2837_MBOX_TEMP_ID_SOC = 0;  


BCM2837 mailbox memory flag BCM2837_MBOX_MEM_FLAG_*
BCM2837_MBOX_MEM_FLAG_DISCARDABLE = (1 shl 0); Can be resized to 0 at any time. Use for cached data.
BCM2837_MBOX_MEM_FLAG_NORMAL = (0 shl 2); Normal allocating alias. Don't use from ARM.
BCM2837_MBOX_MEM_FLAG_DIRECT = (1 shl 2); 0xC alias uncached
BCM2837_MBOX_MEM_FLAG_COHERENT = (2 shl 2); 0x8 alias. Non-allocating in L2 but coherent.
BCM2837_MBOX_MEM_FLAG_L1_NONALLOCATING = (BCM2837_MBOX_MEM_FLAG_DIRECT or BCM2837_MBOX_MEM_FLAG_COHERENT); Allocating in L2
BCM2837_MBOX_MEM_FLAG_ZERO = (1 shl 4); Initialise buffer to all zeros
BCM2837_MBOX_MEM_FLAG_NO_INIT = (1 shl 5); Don't initialise (default is initialise to all ones)
BCM2837_MBOX_MEM_FLAG_HINT_PERMALOCK = (1 shl 6); Likely to be locked for long periods of time


BCM2837 mailbox blank screen BCM2837_MBOX_BLANK_SCREEN_*
BCM2837_MBOX_BLANK_SCREEN_REQ_ON = (1 shl 0);  


BCM2837 mailbox pixel order BCM2837_MBOX_PIXEL_ORDER_*
BCM2837_MBOX_PIXEL_ORDER_BGR = 0;  
BCM2837_MBOX_PIXEL_ORDER_RGB = 1;  


BCM2837 mailbox alpha mode BCM2837_MBOX_ALPHA_MODE_*
BCM2837_MBOX_ALPHA_MODE_0_OPAQUE = 0;  
BCM2837_MBOX_ALPHA_MODE_0_TRANSPARENT = 1;  
BCM2837_MBOX_ALPHA_MODE_IGNORED = 2;  


BCM2837 mailbox palette BCM2837_MBOX_PALETTE_*
BCM2837_MBOX_PALETTE_INVALID = $00000001;  


BCM2837 mailbox cursor state BCM2837_MBOX_CURSOR_*
BCM2837_MBOX_CURSOR_INVISIBLE = 0;  
BCM2837_MBOX_CURSOR_VISIBLE = 1;  


BCM2837 mailbox cursor state flag BCM2837_MBOX_CURSOR_STATE_*
BCM2837_MBOX_CURSOR_STATE_DISPLAY_COORDS = (0 shl 0);  
BCM2837_MBOX_CURSOR_STATE_FRAMEBUFFER_COORDS = (1 shl 0);  


BCM2837 mailbox cursor BCM2837_MBOX_CURSOR_*
BCM2837_MBOX_CURSOR_INVALID = $00000001;  


BCM2837 mailbox request BCM2837_MBOX_REQUEST_*
BCM2837_MBOX_REQUEST_CODE = $00000000;  
BCM2837_MBOX_RESPONSE_CODE_SUCCESS = $80000000;  
BCM2837_MBOX_RESPONSE_CODE_ERROR = $80000001;  


BCM2837 mailbox tag request BCM2837_MBOX_TAG_REQUEST_*
BCM2837_MBOX_TAG_REQUEST_CODE = $00000000;  
BCM2837_MBOX_TAG_RESPONSE_CODE = $80000000;  


BCM2837 GPIO BCM2837_GPIO_*
BCM2837_GPIO_PIN_COUNT = 54;  
BCM2837_GPIO_BANK_COUNT = 2;  


BCM2837 virtual GPIO BCM2837_VIRTUAL_GPIO_*
BCM2837_VIRTUAL_GPIO_PIN_COUNT = 2; Raspberry Pi 3B only


BCM2837 function select register BCM2837_GP*
BCM2837_GPFSEL0 = $00000000; GPIO Function Select 0
BCM2837_GPFSEL1 = $00000004; GPIO Function Select 1
BCM2837_GPFSEL2 = $00000008; GPIO Function Select 2
BCM2837_GPFSEL3 = $0000000C; GPIO Function Select 3
BCM2837_GPFSEL4 = $00000010; GPIO Function Select 4
BCM2837_GPFSEL5 = $00000014; GPIO Function Select 5
 
Pin Output Set Registers
BCM2837_GPSET0 = $0000001C; GPIO Pin Output Set 0
BCM2837_GPSET1 = $00000020; GPIO Pin Output Set 1
 
Pin Output Clear Registers
BCM2837_GPCLR0 = $00000028; GPIO Pin Output Clear 0
BCM2837_GPCLR1 = $0000002C; GPIO Pin Output Clear 1
 
Pin Level Registers
BCM2837_GPLEV0 = $00000034; GPIO Pin Level 0
BCM2837_GPLEV1 = $00000038; GPIO Pin Level 1
 
Pin Event Detect Status Registers
BCM2837_GPEDS0 = $00000040; GPIO Pin Event Detect Status 0
BCM2837_GPEDS1 = $00000044; GPIO Pin Event Detect Status 1
 
Pin Rising Edge Detect Enable Registers
BCM2837_GPREN0 = $0000004c; GPIO Pin Rising Edge Detect Enable 0
BCM2837_GPREN1 = $00000050; GPIO Pin Rising Edge Detect Enable 1
 
Pin Falling Edge Detect Enable Registers
BCM2837_GPFEN0 = $00000058; GPIO Pin Falling Edge Detect Enable 0
BCM2837_GPFEN1 = $0000005c; GPIO Pin Falling Edge Detect Enable 1
 
Pin High Detect Enable Registers
BCM2837_GPHEN0 = $00000064; GPIO Pin High Detect Enable 0
BCM2837_GPHEN1 = $00000068; GPIO Pin High Detect Enable 1
 
Pin Low Detect Enable Registers
BCM2837_GPLEN0 = $00000070; GPIO Pin Low Detect Enable 0
BCM2837_GPLEN1 = $00000074; GPIO Pin Low Detect Enable
 
Pin Async. Rising Edge Detect Registers
BCM2837_GPAREN0 = $0000007c; GPIO Pin Async. Rising Edge Detect 0
BCM2837_GPAREN1 = $00000080; GPIO Pin Async. Rising Edge Detect 1
 
Pin Async. Falling Edge Detect Registers
BCM2837_GPAFEN0 = $00000088; GPIO Pin Async. Falling Edge Detect 0
BCM2837_GPAFEN1 = $0000008c; GPIO Pin Async. Falling Edge Detect 1
 
Pin Pull-up/down Enable Registers
BCM2837_GPPUD = $00000094; GPIO Pin Pull-up/down Enable
 
Pin Pull-up/down Enable Clock Registers
BCM2837_GPPUDCLK0 = $00000098; GPIO Pin Pull-up/down Enable Clock 0
BCM2837_GPPUDCLK1 = $0000009C; GPIO Pin Pull-up/down Enable Clock 1
 
Function Select Mask
BCM2837_GPFSEL_MASK = 7;  
 
Function Select Values
BCM2837_GPFSEL_IN = 0;  
BCM2837_GPFSEL_OUT = 1;  
BCM2837_GPFSEL_ALT0 = 4;  
BCM2837_GPFSEL_ALT1 = 5;  
BCM2837_GPFSEL_ALT2 = 6;  
BCM2837_GPFSEL_ALT3 = 7;  
BCM2837_GPFSEL_ALT4 = 3;  
BCM2837_GPFSEL_ALT5 = 2;  
 
Pin Output Set Mask
BCM2837_GPSET_MASK = 1;  
 
Pin Output Clear Mask
BCM2837_GPCLR_MASK = 1;  
 
Pin Level Mask
BCM2837_GPLEV_MASK = 1;  
 
Pin Event Detect Status Mask
BCM2837_GPEDS_MASK = 1;  
 
Pin Rising Edge Detect Enable Mask
BCM2837_GPREN_MASK = 1;  
 
Pin Falling Edge Detect Enable Mask
BCM2837_GPFEN_MASK = 1;  
 
Pin High Detect Enable Mask
BCM2837_GPHEN_MASK = 1;  
 
Pin Low Detect Enable Mask
BCM2837_GPLEN_MASK = 1;  
 
Pin Async. Rising Edge Detect Mask
BCM2837_GPAREN_MASK = 1;  
 
Pin Async. Falling Edge Detect Mask
BCM2837_GPAFEN_MASK = 1;  
 
Pull-up/down Enable Mask
BCM2837_GPPUD_MASK = 3;  
 
Pull-up/down Enable Values
BCM2837_GPPUD_NONE = 0;  
BCM2837_GPPUD_DOWN = 1;  
BCM2837_GPPUD_UP = 2;  
 
Pin Pull-up/down Enable Clock Mask
BCM2837_GPPUDCLK_MASK = 1;  


BCM2837 ARM local BCM2837_ARM_LOCAL_*
See: QA7 Rev3.4.pdf
 
BCM2837_ARM_LOCAL_BASE = $40000000;  
BCM2837_ARM_LOCAL_SIZE = $0003FFFF;  


BCM2837 ARM local peripheral BCM2837_ARM_LOCAL_REGS_*
See: QA7 Rev3.4.pdf
 
BCM2837_ARM_LOCAL_REGS_BASE = (BCM2837_ARM_LOCAL_BASE + $0000);  


BCM2837 IRQ local ARM peripheral BCM2837_IRQ_LOCAL_ARM_*
See: QA7 Rev3.4.pdf
IRQs 96 to 127 appear in the IRQPending register
 
ARM Generic Timers
BCM2837_IRQ_LOCAL_ARM_CNTPSIRQ = 96; ARM Local IRQ 0
BCM2837_IRQ_LOCAL_ARM_CNTPNSIRQ = 97; ARM Local IRQ 1
BCM2837_IRQ_LOCAL_ARM_CNTHPIRQ = 98; ARM Local IRQ 2
BCM2837_IRQ_LOCAL_ARM_CNTVIRQ = 99; ARM Local IRQ 3
ARM Malboxes0-3
BCM2837_IRQ_LOCAL_ARM_MAILBOX0 = 100; ARM Local IRQ 4
BCM2837_IRQ_LOCAL_ARM_MAILBOX1 = 101; ARM Local IRQ 5
BCM2837_IRQ_LOCAL_ARM_MAILBOX2 = 102; ARM Local IRQ 6
BCM2837_IRQ_LOCAL_ARM_MAILBOX3 = 103; ARM Local IRQ 7
GPU Int Routing
BCM2837_IRQ_LOCAL_ARM_GPU = 104; ARM Local IRQ 8
ARM Performance Monitoring
BCM2837_IRQ_LOCAL_ARM_PMU = 105; ARM Local IRQ 9
AXI Outstanding
BCM2837_IRQ_LOCAL_ARM_AXI = 106; ARM Local IRQ 10
ARM Local Timer
BCM2837_IRQ_LOCAL_ARM_TIMER= 107; ARM Local IRQ 11
ARM Local Peripherals 1-15 (Not Used)
BCM2837_IRQ_LOCAL_ARM_PERIPHERAL1 = 108; ARM Local IRQ 12
BCM2837_IRQ_LOCAL_ARM_PERIPHERAL2 = 109; ARM Local IRQ 13
BCM2837_IRQ_LOCAL_ARM_PERIPHERAL3 = 110; ARM Local IRQ 14
BCM2837_IRQ_LOCAL_ARM_PERIPHERAL4 = 111; ARM Local IRQ 15
BCM2837_IRQ_LOCAL_ARM_PERIPHERAL5 = 112; ARM Local IRQ 16
BCM2837_IRQ_LOCAL_ARM_PERIPHERAL6 = 113; ARM Local IRQ 17
BCM2837_IRQ_LOCAL_ARM_PERIPHERAL7 = 114; ARM Local IRQ 18
BCM2837_IRQ_LOCAL_ARM_PERIPHERAL8 = 115; ARM Local IRQ 19
BCM2837_IRQ_LOCAL_ARM_PERIPHERAL9 = 116; ARM Local IRQ 20
BCM2837_IRQ_LOCAL_ARM_PERIPHERAL10 = 117; ARM Local IRQ 21
BCM2837_IRQ_LOCAL_ARM_PERIPHERAL11 = 118; ARM Local IRQ 22
BCM2837_IRQ_LOCAL_ARM_PERIPHERAL12 = 119; ARM Local IRQ 23
BCM2837_IRQ_LOCAL_ARM_PERIPHERAL13 = 120; ARM Local IRQ 24
BCM2837_IRQ_LOCAL_ARM_PERIPHERAL14 = 121; ARM Local IRQ 25
BCM2837_IRQ_LOCAL_ARM_PERIPHERAL15 = 122; ARM Local IRQ 26
 
IRQs 123 to 127 (ARM Local IRQs 27 to 31) are not assigned


BCM2837 ARM local control BCM2837_ARM_LOCAL_CONTROL_*
See Section 4.2
 
BCM2837_ARM_LOCAL_CONTROL_APB_CLOCK = (1 shl 8); 64-bit Core timer runs from the APB clock
BCM2837_ARM_LOCAL_CONTROL_CRYSTAL_CLOCK = (0 shl 8); 64-bit Core timer runs from the Crystal clock
BCM2837_ARM_LOCAL_CONTROL_INCREMENT_2 = (1 shl 9); 64-bit Core timer increments by 2
BCM2837_ARM_LOCAL_CONTROL_INCREMENT_1 = (0 shl 9); 64-bit Core timer increments by 1


BCM2837 ARM local GPU interrupt routing BCM2837_ARM_LOCAL_GPU_INT_ROUTING_*
See Section 4.4
 
BCM2837_ARM_LOCAL_GPU_INT_ROUTING_IRQ0 = (0 shl 0); GPU IRQ goes to IRQ input of core 0
BCM2837_ARM_LOCAL_GPU_INT_ROUTING_IRQ1 = (1 shl 0); GPU IRQ goes to IRQ input of core 1
BCM2837_ARM_LOCAL_GPU_INT_ROUTING_IRQ2 = (2 shl 0); GPU IRQ goes to IRQ input of core 2
BCM2837_ARM_LOCAL_GPU_INT_ROUTING_IRQ3 = (3 shl 0); GPU IRQ goes to IRQ input of core 3
BCM2837_ARM_LOCAL_GPU_INT_ROUTING_FIQ0 = (0 shl 2); GPU FIQ goes to FIQ input of core 0
BCM2837_ARM_LOCAL_GPU_INT_ROUTING_FIQ1 = (1 shl 2); GPU FIQ goes to FIQ input of core 1
BCM2837_ARM_LOCAL_GPU_INT_ROUTING_FIQ2 = (2 shl 2); GPU FIQ goes to FIQ input of core 2
BCM2837_ARM_LOCAL_GPU_INT_ROUTING_FIQ3 = (3 shl 2); GPU FIQ goes to FIQ input of core 3
 
BCM2837_ARM_LOCAL_GPU_INT_ROUTING_IRQ_MASK = (3 shl 0);  
BCM2837_ARM_LOCAL_GPU_INT_ROUTING_FIQ_MASK = (3 shl 2);  


BCM2837 ARM local PM interrupt routing set/clear BCM2837_ARM_LOCAL_PM_INT_ROUTING_*
See Section 4.5
 
BCM2837_ARM_LOCAL_PM_INT_ROUTING_IRQ0 = (1 shl 0); Core 0 PM IRQ Enable (This bit is only valid if bit 4 is clear otherwise it is ignored)
BCM2837_ARM_LOCAL_PM_INT_ROUTING_IRQ1 = (1 shl 1); Core 1 PM IRQ Enable (This bit is only valid if bit 5 is clear otherwise it is ignored)
BCM2837_ARM_LOCAL_PM_INT_ROUTING_IRQ2 = (1 shl 2); Core 2 PM IRQ Enable (This bit is only valid if bit 6 is clear otherwise it is ignored)
BCM2837_ARM_LOCAL_PM_INT_ROUTING_IRQ3 = (1 shl 3); Core 3 PM IRQ Enable (This bit is only valid if bit 7 is clear otherwise it is ignored)
BCM2837_ARM_LOCAL_PM_INT_ROUTING_FIQ0 = (1 shl 4); Core 0 PM FIQ Enable (If set, this bit overrides the IRQ bit 0)
BCM2837_ARM_LOCAL_PM_INT_ROUTING_FIQ1 = (1 shl 5); Core 1 PM FIQ Enable (If set, this bit overrides the IRQ bit 1)
BCM2837_ARM_LOCAL_PM_INT_ROUTING_FIQ2 = (1 shl 6); Core 2 PM FIQ Enable (If set, this bit overrides the IRQ bit 2)
BCM2837_ARM_LOCAL_PM_INT_ROUTING_FIQ3 = (1 shl 7); Core 3 PM FIQ Enable (If set, this bit overrides the IRQ bit 3)


BCM2837 ARM local interrupt routing0 (0-7) BCM2837_ARM_LOCAL_INT_ROUTING0_TIMER_*
See Section 4.11
 
BCM2837_ARM_LOCAL_INT_ROUTING0_TIMER_IRQ0 = (0 shl 0); Local timer interrupt goes to Core 0 IRQ
BCM2837_ARM_LOCAL_INT_ROUTING0_TIMER_IRQ1 = (1 shl 0); Local timer interrupt goes to Core 1 IRQ
BCM2837_ARM_LOCAL_INT_ROUTING0_TIMER_IRQ2 = (2 shl 0); Local timer interrupt goes to Core 2 IRQ
BCM2837_ARM_LOCAL_INT_ROUTING0_TIMER_IRQ3 = (3 shl 0); Local timer interrupt goes to Core 3 IRQ
BCM2837_ARM_LOCAL_INT_ROUTING0_TIMER_FIQ0 = (4 shl 0); Local timer interrupt goes to Core 0 FIQ
BCM2837_ARM_LOCAL_INT_ROUTING0_TIMER_FIQ1 = (5 shl 0); Local timer interrupt goes to Core 1 FIQ
BCM2837_ARM_LOCAL_INT_ROUTING0_TIMER_FIQ2 = (6 shl 0); Local timer interrupt goes to Core 2 FIQ
BCM2837_ARM_LOCAL_INT_ROUTING0_TIMER_FIQ3 = (7 shl 0); Local timer interrupt goes to Core 3 FIQ


BCM2837 ARM local AXI outstanding count BCM2837_ARM_LOCAL_AXI_COUNT_*
See Section 4.9
 
BCM2837_ARM_LOCAL_AXI_COUNT_READ_MASK = ($3FF shl 0); Outstanding reads counter
BCM2837_ARM_LOCAL_AXI_COUNT_WRITE_MASK = ($3FF shl 16); Outstanding writes counter


BCM2837 ARM local AXI outstanding IRQ BCM2837_ARM_LOCAL_AXI_IRQ_*
See Section 4.9
Core 0 Only
 
BCM2837_ARM_LOCAL_AXI_IRQ_ENABLE = (1 shl 20);  
BCM2837_ARM_LOCAL_AXI_IRQ_TIMEOUT = ($FFFFF shl 0);  


BCM2837 ARM local timer control BCM2837_ARM_LOCAL_TIMER_CONTROL_*
See Section 4.11
 
BCM2837_ARM_LOCAL_TIMER_CONTROL_INT_STATUS = (1 shl 31); Interrupt flag (Read Only)
BCM2837_ARM_LOCAL_TIMER_CONTROL_INT_ENABLE = (1 shl 29); Interrupt enable (1= enabled)
BCM2837_ARM_LOCAL_TIMER_CONTROL_ENABLE = (1 shl 28); Timer enable (1 = enabled)
BCM2837_ARM_LOCAL_TIMER_CONTROL_VALUE_MASK = ($0FFFFFFF shl 0); Re-load value


BCM2837 ARM local timer clear reload BCM2837_ARM_LOCAL_TIMER_CLEAR_*
See Section 4.11
Write Only
 
BCM2837_ARM_LOCAL_TIMER_CLEAR_INT = (1 shl 31); Interrupt flag clear when written as 1 (Write Only)
BCM2837_ARM_LOCAL_TIMER_CLEAR_RELOAD = (1 shl 30); Local timer reloaded when written as 1 (Write Only)


BCM2837 ARM local timer interrupt control BCM2837_ARM_LOCAL_TIMER_INT_CONTROL_*
See Section 4.6
Note: These are the ARM Generic Timers (See ARM Architecture Reference Manual)
 
BCM2837_ARM_LOCAL_TIMER_INT_CONTROL_CNTPSIRQ = (1 shl 0); Physical Secure Timer IRQ Enable (This bit is only valid if bit 4 is clear otherwise it is ignored)
BCM2837_ARM_LOCAL_TIMER_INT_CONTROL_CNTPNSIRQ = (1 shl 1); Physical Non Secure Timer IRQ Enable (This bit is only valid if bit 5 is clear otherwise it is ignored)
BCM2837_ARM_LOCAL_TIMER_INT_CONTROL_CNTHPIRQ = (1 shl 2); Hypervisor Timer IRQ Enable (This bit is only valid if bit 6 is clear otherwise it is ignored)
BCM2837_ARM_LOCAL_TIMER_INT_CONTROL_CNTVIRQ = (1 shl 3); Virtual Timer IRQ Enable (This bit is only valid if bit 7 is clear otherwise it is ignored)
BCM2837_ARM_LOCAL_TIMER_INT_CONTROL_CNTPSFIQ = (1 shl 4); Physical Secure Timer FIQ Enable (If set, this bit overrides the IRQ bit 0)
BCM2837_ARM_LOCAL_TIMER_INT_CONTROL_CNTPNSFIQ = (1 shl 5); Physical Non Secure Timer FIQ Enable (If set, this bit overrides the IRQ bit 1)
BCM2837_ARM_LOCAL_TIMER_INT_CONTROL_CNTHPFIQ = (1 shl 6); Hypervisor Timer FIQ Enable (If set, this bit overrides the IRQ bit 2)
BCM2837_ARM_LOCAL_TIMER_INT_CONTROL_CNTVFIQ = (1 shl 7); Virtual Timer FIQ Enable (If set, this bit overrides the IRQ bit 3)


BCM2837 ARM local mailbox interrupt control BCM2837_ARM_LOCAL_MAILBOX_INT_CONTROL_*
See Section 4.7
 
BCM2837_ARM_LOCAL_MAILBOX_INT_CONTROL_MAILBOX0IRQ = (1 shl 0); Mailbox-0 IRQ Enable (This bit is only valid if bit 4 is clear otherwise it is ignored)
BCM2837_ARM_LOCAL_MAILBOX_INT_CONTROL_MAILBOX1IRQ = (1 shl 1); Mailbox-1 IRQ Enable (This bit is only valid if bit 5 is clear otherwise it is ignored)
BCM2837_ARM_LOCAL_MAILBOX_INT_CONTROL_MAILBOX2IRQ = (1 shl 2); Mailbox-2 IRQ Enable (This bit is only valid if bit 6 is clear otherwise it is ignored)
BCM2837_ARM_LOCAL_MAILBOX_INT_CONTROL_MAILBOX3IRQ = (1 shl 3); Mailbox-3 IRQ Enable (This bit is only valid if bit 7 is clear otherwise it is ignored)
BCM2837_ARM_LOCAL_MAILBOX_INT_CONTROL_MAILBOX0FIQ = (1 shl 0); Mailbox-0 FIQ Enable (If set, this bit overrides the IRQ bit 0)
BCM2837_ARM_LOCAL_MAILBOX_INT_CONTROL_MAILBOX1FIQ = (1 shl 0); Mailbox-1 FIQ Enable (If set, this bit overrides the IRQ bit 1)
BCM2837_ARM_LOCAL_MAILBOX_INT_CONTROL_MAILBOX2FIQ = (1 shl 0); Mailbox-2 FIQ Enable (If set, this bit overrides the IRQ bit 2)
BCM2837_ARM_LOCAL_MAILBOX_INT_CONTROL_MAILBOX3FIQ = (1 shl 0); Mailbox-3 FIQ Enable (If set, this bit overrides the IRQ bit 3)


BCM2837 ARM local IRQ pending BCM2837_ARM_LOCAL_IRQ_PENDING_*
See Section 4.10
 
BCM2837_ARM_LOCAL_IRQ_PENDING_CNTPSIRQ = (1 shl 0); Physical Secure Timer Interrupt
BCM2837_ARM_LOCAL_IRQ_PENDING_CNTPNSIRQ = (1 shl 1); Physical Non Secure Timer Interrupt
BCM2837_ARM_LOCAL_IRQ_PENDING_CNTHPIRQ = (1 shl 2); Hypervisor Timer Interrupt
BCM2837_ARM_LOCAL_IRQ_PENDING_CNTVIRQ = (1 shl 3); Virtual Timer Interrupt
BCM2837_ARM_LOCAL_IRQ_PENDING_MAILBOX0 = (1 shl 4); Mailbox 0 Interrupt
BCM2837_ARM_LOCAL_IRQ_PENDING_MAILBOX1 = (1 shl 5); Mailbox 1 Interrupt
BCM2837_ARM_LOCAL_IRQ_PENDING_MAILBOX2 = (1 shl 6); Mailbox 2 Interrupt
BCM2837_ARM_LOCAL_IRQ_PENDING_MAILBOX3 = (1 shl 7); Mailbox 3 Interrupt
BCM2837_ARM_LOCAL_IRQ_PENDING_GPU = (1 shl 8); GPU Routed Interrupt (Can only be assigned to one core)
BCM2837_ARM_LOCAL_IRQ_PENDING_PMU = (1 shl 9); Performance Monitor Interrupt
BCM2837_ARM_LOCAL_IRQ_PENDING_AXI = (1 shl 10); AXI Outstanding Interrupt (Core 0 Only)
BCM2837_ARM_LOCAL_IRQ_PENDING_TIMER = (1 shl 11); Local Timer Interrupt
BCM2837_ARM_LOCAL_IRQ_PENDING_PERIPHERAL1 = (1 shl 12); Local Peripheral 1 Interrupt (Not Used)
BCM2837_ARM_LOCAL_IRQ_PENDING_PERIPHERAL2 = (1 shl 13); Local Peripheral 2 Interrupt (Not Used)
BCM2837_ARM_LOCAL_IRQ_PENDING_PERIPHERAL3 = (1 shl 14); Local Peripheral 3 Interrupt (Not Used)
BCM2837_ARM_LOCAL_IRQ_PENDING_PERIPHERAL4 = (1 shl 15); Local Peripheral 4 Interrupt (Not Used)
BCM2837_ARM_LOCAL_IRQ_PENDING_PERIPHERAL5 = (1 shl 16); Local Peripheral 5 Interrupt (Not Used)
BCM2837_ARM_LOCAL_IRQ_PENDING_PERIPHERAL6 = (1 shl 17); Local Peripheral 6 Interrupt (Not Used)
BCM2837_ARM_LOCAL_IRQ_PENDING_PERIPHERAL7 = (1 shl 18); Local Peripheral 7 Interrupt (Not Used)
BCM2837_ARM_LOCAL_IRQ_PENDING_PERIPHERAL8 = (1 shl 19); Local Peripheral 8 Interrupt (Not Used)
BCM2837_ARM_LOCAL_IRQ_PENDING_PERIPHERAL9 = (1 shl 20); Local Peripheral 9 Interrupt (Not Used)
BCM2837_ARM_LOCAL_IRQ_PENDING_PERIPHERAL10 = (1 shl 21); Local Peripheral 10 Interrupt (Not Used)
BCM2837_ARM_LOCAL_IRQ_PENDING_PERIPHERAL11 = (1 shl 22); Local Peripheral 11 Interrupt (Not Used)
BCM2837_ARM_LOCAL_IRQ_PENDING_PERIPHERAL12 = (1 shl 23); Local Peripheral 12 Interrupt (Not Used)
BCM2837_ARM_LOCAL_IRQ_PENDING_PERIPHERAL13 = (1 shl 24); Local Peripheral 13 Interrupt (Not Used)
BCM2837_ARM_LOCAL_IRQ_PENDING_PERIPHERAL14 = (1 shl 25); Local Peripheral 14 Interrupt (Not Used)
BCM2837_ARM_LOCAL_IRQ_PENDING_PERIPHERAL15 = (1 shl 26); Local Peripheral 15 Interrupt (Not Used)


BCM2837 ARM local FIQ pending BCM2837_ARM_LOCAL_FIQ_PENDING_*
See Section 4.10
 
BCM2837_ARM_LOCAL_FIQ_PENDING_CNTPSIRQ = (1 shl 0); Physical Secure Timer Fast Interrupt
BCM2837_ARM_LOCAL_FIQ_PENDING_CNTPNSIRQ = (1 shl 1); Physical Non Secure Timer Fast Interrupt
BCM2837_ARM_LOCAL_FIQ_PENDING_CNTHPIRQ = (1 shl 2); Hypervisor Timer Fast Interrupt
BCM2837_ARM_LOCAL_FIQ_PENDING_CNTVIRQ = (1 shl 3); Virtual Timer Fast Interrupt
BCM2837_ARM_LOCAL_FIQ_PENDING_MAILBOX0 = (1 shl 4); Mailbox 0 Fast Interrupt
BCM2837_ARM_LOCAL_FIQ_PENDING_MAILBOX1 = (1 shl 5); Mailbox 1 Fast Interrupt
BCM2837_ARM_LOCAL_FIQ_PENDING_MAILBOX2 = (1 shl 6); Mailbox 2 Fast Interrupt
BCM2837_ARM_LOCAL_FIQ_PENDING_MAILBOX3 = (1 shl 7); Mailbox 3 Fast Interrupt
BCM2837_ARM_LOCAL_FIQ_PENDING_GPU = (1 shl 8); GPU Routed Fast Interrupt (Can only be assigned to one core)
BCM2837_ARM_LOCAL_FIQ_PENDING_PMU = (1 shl 9); Performance Monitor Fast Interrupt
BCM2837_ARM_LOCAL_FIQ_PENDING_TIMER = (1 shl 11); Local Timer Fast Interrupt
BCM2837_ARM_LOCAL_FIQ_PENDING_PERIPHERAL1 = (1 shl 12); Local Peripheral 1 Fast Interrupt (Not Used)
BCM2837_ARM_LOCAL_FIQ_PENDING_PERIPHERAL2 = (1 shl 13); Local Peripheral 2 Fast Interrupt (Not Used)
BCM2837_ARM_LOCAL_FIQ_PENDING_PERIPHERAL3 = (1 shl 14); Local Peripheral 3 Fast Interrupt (Not Used)
BCM2837_ARM_LOCAL_FIQ_PENDING_PERIPHERAL4 = (1 shl 15); Local Peripheral 4 Fast Interrupt (Not Used)
BCM2837_ARM_LOCAL_FIQ_PENDING_PERIPHERAL5 = (1 shl 16); Local Peripheral 5 Fast Interrupt (Not Used)
BCM2837_ARM_LOCAL_FIQ_PENDING_PERIPHERAL6 = (1 shl 17); Local Peripheral 6 Fast Interrupt (Not Used)
BCM2837_ARM_LOCAL_FIQ_PENDING_PERIPHERAL7 = (1 shl 18); Local Peripheral 7 Fast Interrupt (Not Used)
BCM2837_ARM_LOCAL_FIQ_PENDING_PERIPHERAL8 = (1 shl 19); Local Peripheral 8 Fast Interrupt (Not Used)
BCM2837_ARM_LOCAL_FIQ_PENDING_PERIPHERAL9 = (1 shl 20); Local Peripheral 9 Fast Interrupt (Not Used)
BCM2837_ARM_LOCAL_FIQ_PENDING_PERIPHERAL10 = (1 shl 21); Local Peripheral 10 Fast Interrupt (Not Used)
BCM2837_ARM_LOCAL_FIQ_PENDING_PERIPHERAL11 = (1 shl 22); Local Peripheral 11 Fast Interrupt (Not Used)
BCM2837_ARM_LOCAL_FIQ_PENDING_PERIPHERAL12 = (1 shl 23); Local Peripheral 12 Fast Interrupt (Not Used)
BCM2837_ARM_LOCAL_FIQ_PENDING_PERIPHERAL13 = (1 shl 24); Local Peripheral 13 Fast Interrupt (Not Used)
BCM2837_ARM_LOCAL_FIQ_PENDING_PERIPHERAL14 = (1 shl 25); Local Peripheral 14 Fast Interrupt (Not Used)
BCM2837_ARM_LOCAL_FIQ_PENDING_PERIPHERAL15 = (1 shl 26); Local Peripheral 15 Fast Interrupt (Not Used)


Type definitions



BCM2837 interrupt controller registers

PBCM2837InterruptRegisters = ^TBCM2837InterruptRegisters;

TBCM2837InterruptRegisters = record

Note: Layout of the BCM2837 Interrupt Controller registers (See 7.5)
IRQ_basic_pending:LongWord;  
IRQ_pending_1:LongWord;  
IRQ_pending_2:LongWord;  
FIQ_control:LongWord;  
Enable_IRQs_1:LongWord;  
Enable_IRQs_2:LongWord;  
Enable_Basic_IRQs:LongWord;  
Disable_IRQs_1:LongWord;  
Disable_IRQs_2:LongWord;  
Disable_Basic_IRQs:LongWord;  

BCM2837 system timer registers

PBCM2837SystemTimerRegisters = ^TBCM2837SystemTimerRegisters;

TBCM2837SystemTimerRegisters = record

Note: Layout of the BCM2837 System Timer registers (See 12.1)
CS:LongWord; System Timer Control/Status
CLO:LongWord; System Timer Counter Lower 32 bits
CHI:LongWord; System Timer Counter Higher 32 bits
C0:LongWord; System Timer Compare 0. Already used by the VideoCore GPU (Do not use)
C1:LongWord; System Timer Compare 1
C2:LongWord; System Timer Compare 2. Already used by the VideoCore GPU (Do not use)
C3:LongWord; System Timer Compare 3

BCM2837 DMA channel registers

PBCM2837DMARegisters = ^TBCM2837DMARegisters;

TBCM2837DMARegisters = record

Note: Layout of the BCM2837 DMA Channel registers (See 4.2.1.2)
CS:LongWord; DMA Channel Control and Status
CONBLK_AD:LongWord; DMA Channel Control Block Address
TI:LongWord; DMA Channel CB Word 0 (Transfer Information)
SOURCE_AD:LongWord; DMA Channel CB Word 1 (Source Address)
DEST_AD:LongWord; DMA Channel CB Word 2 (Destination Address)
TXFR_LEN:LongWord; DMA Channel CB Word 3 (Transfer Length)
STRIDE:LongWord; DMA Channel CB Word 4 (2D Stride)
NEXTCONBK:LongWord; DMA Channel CB Word 5 (Next CB Address)
DEBUG:LongWord; DMA Channel Debug

BCM2837 DMA control block structure

PBCM2837DMAControlBlock = ^TBCM2837DMAControlBlock;

TBCM2837DMAControlBlock = record

Note: Layout of BCM2837 DMA Control Block structure (See 4.2.1.1) Must be 32byte (256bit) aligned
TransferInformation:LongWord;  
SourceAddress:LongWord;  
DestinationAddress:LongWord;  
TransferLength:LongWord;  
ModeStide:LongWord;  
NextControlBlockAddress:LongWord;  
Reserved1:LongWord;  
Reserved2:LongWord;  

BCM2837 BSC (I2C) registers

PBCM2837BSCRegisters = ^TBCM2837BSCRegisters;

TBCM2837BSCRegisters = record

Note: Layout of the BCM2837 BSC (I2C) registers (See 3.2)
C:LongWord; Control
S:LongWord; Status
DLEN:LongWord; Data Length
A:LongWord; Slave Address
FIFO:LongWord; Data FIFO
CDIV:LongWord; Clock Divider
DEL:LongWord; Data Delay

BCM2837 SPI0 registers

PBCM2837SPI0Registers = ^TBCM2837SPI0Registers;

TBCM2837SPI0Registers = record

Note: Layout of the BCM2837 SPI0 registers (See 10.5)
CS:LongWord; SPI Master Control and Status
FIFO:LongWord; SPI Master TX and RX FIFOs
CLK:LongWord; SPI Master Clock Divider
DLEN:LongWord; SPI Master Data Length
LTOH:LongWord; SPI LOSSI mode TOH
DC:LongWord; SPI DMA DREQ Controls

BCM2837 I2C/SPI slave registers

PBCM2837I2CSPIRegisters = ^TBCM2837I2CSPIRegisters;

TBCM2837I2CSPIRegisters = record

Note: Layout of the BCM2837 I2C/SPI Slave registers (See 11.2)
DR:LongWord; Data Register
RSR:LongWord; Operation status register and error clear register
SLV:LongWord; I2C SPI Address Register holds the I2C slave address value
CR:LongWord; Control register is used to configure the I2C or SPI operation
FR:LongWord; Flag register
IFLS:LongWord; Interrupt fifo level select register
IMSC:LongWord; Interupt Mask Set Clear Register
RIS:LongWord; Raw Interupt Status Register
MIS:LongWord; Masked Interupt Status Register
ICR:LongWord; Interupt Clear Register
DMACR:LongWord; DMA Control Register
TDR:LongWord; FIFO Test Data Register
GPUSTAT:LongWord; GPU Status Register
HCTRL:LongWord; Host Control Register
DEBUG1:LongWord; I2C Debug Register
DEBUG2:LongWord; SPI Debug Register

BCM2837 AUX (UART1, SPI1 and SPI2) registers

PBCM2837AUXRegisters = ^TBCM2837AUXRegisters;

TBCM2837AUXRegisters = record

Note: Layout of the BCM2837 AUX (UART1, SPI1 and SPI2) registers (See 2.1)
AUX_IRQ:LongWord; Auxiliary Interrupt status
AUX_ENABLE:LongWord; Auxiliary enables
Reserved01:LongWord;  
Reserved02:LongWord;  
Reserved03:LongWord;  
Reserved04:LongWord;  
Reserved05:LongWord;  
Reserved06:LongWord;  
Reserved07:LongWord;  
Reserved08:LongWord;  
Reserved09:LongWord;  
Reserved0A:LongWord;  
Reserved0B:LongWord;  
Reserved0C:LongWord;  
Reserved0D:LongWord;  
Reserved0E:LongWord;  
AUX_MU_IO:LongWord; Mini Uart I/O Data
AUX_MU_IER:LongWord; Mini Uart Interrupt Enable
AUX_MU_IIR:LongWord; Mini Uart Interrupt Identify
AUX_MU_LCR:LongWord; Mini Uart Line Control
AUX_MU_MCR:LongWord; Mini Uart Modem Control
AUX_MU_LSR:LongWord; Mini Uart Line Status
AUX_MU_MSR:LongWord; Mini Uart Modem Status
AUX_MU_SCRATCH:LongWord; Mini Uart Scratch
AUX_MU_CNTL:LongWord; Mini Uart Extra Control
AUX_MU_STAT:LongWord; Mini Uart Extra Status
AUX_MU_BAUD:LongWord; Mini Uart Baudrate
Reserved11:LongWord;  
Reserved12:LongWord;  
Reserved13:LongWord;  
Reserved14:LongWord;  
Reserved15:LongWord;  
AUX_SPI1_CNTL0:LongWord; SPI 1 Control register 0
AUX_SPI1_CNTL1:LongWord; SPI 1 Control register 1
AUX_SPI1_STAT:LongWord; SPI 1 Status
Reserved21:LongWord;  
AUX_SPI1_IO:LongWord; SPI 1 Data
AUX_SPI1_PEEK:LongWord; SPI 1 Peek
Reserved31:LongWord;  
Reserved32:LongWord;  
Reserved33:LongWord;  
Reserved34:LongWord;  
Reserved35:LongWord;  
Reserved36:LongWord;  
Reserved37:LongWord;  
Reserved38:LongWord;  
Reserved39:LongWord;  
Reserved3A:LongWord;  
AUX_SPI2_CNTL0:LongWord; SPI 2 Control register 0
AUX_SPI2_CNTL1:LongWord; SPI 2 Control register 1
AUX_SPI2_STAT:LongWord; SPI 2 Status
Reserved40:LongWord;  
AUX_SPI2_IO:LongWord; SPI 2 Data
AUX_SPI2_PEEK:LongWord; SPI 2 Peek

BCM2837 PCM/I2S registers

PBCM2837PCMRegisters = ^TBCM2837PCMRegisters;

TBCM2837PCMRegisters = record

Note: Layout of the BCM2837 PCM/I2S registers (See 8.8)
CS_A:LongWord; PCM Control and Status
FIFO_A:LongWord; PCM FIFO Data
MODE_A:LongWord; PCM Mode
RXC_A:LongWord; PCM Receive Configuration
TXC_A:LongWord; PCM Transmit Configuration
DREQ_A:LongWord; PCM DMA Request Level
INTEN_A:LongWord; PCM Interrupt Enables
INTSTC_A:LongWord; PCM Interrupt Status & Clear
GRAY:LongWord; PCM Gray Mode Control

BCM2837 pulse width modulator (PWM) registers

PBCM2837PWMRegisters = ^TBCM2837PWMRegisters;

TBCM2837PWMRegisters = record

Note: Layout of the BCM2837 Pulse Width Modulator (PWM) registers (See 9.6)
CTL:LongWord; PWM Control
STA:LongWord; PWM Status
DMAC:LongWord; PWM DMA Configuration
Reserved1:LongWord;  
RNG1:LongWord; PWM Channel 1 Range
DAT1:LongWord; PWM Channel 1 Data
FIF1:LongWord; PWM FIFO Input
Reserved2:LongWord;  
RNG2:LongWord; PWM Channel 2 Range
DAT2:LongWord; PWM Channel 2 Data

BCM2837 PL011 UART registers

PBCM2837PL011Registers = ^TBCM2837PL011Registers;

TBCM2837PL011Registers = record

Note: Layout of the BCM2837 PL011 UART registers (See 13.4)
DR:LongWord; Data Register
RSRECR:LongWord; Receive Status Register/Error Clear Register
Reserved01:LongWord;  
Reserved02:LongWord;  
Reserved03:LongWord;  
Reserved04:LongWord;  
FR:LongWord; Flag register
Reserved05:LongWord;  
ILPR:LongWord; Not in use
IBRD:LongWord; Integer Baud rate divisor
FBRD:LongWord; Fractional Baud rate divisor
LCRH:LongWord; Line Control register
CR:LongWord; Control register
IFLS:LongWord; Interupt FIFO Level Select Register
IMSC:LongWord; Interupt Mask Set Clear Register
RIS:LongWord; Raw Interupt Status Register
MIS:LongWord; Masked Interupt Status Register
ICR:LongWord; Interupt Clear Register
DMACR:LongWord; DMA Control Register
Reserved11:LongWord;  
Reserved12:LongWord;  
Reserved13:LongWord;  
Reserved14:LongWord;  
Reserved15:LongWord;  
Reserved16:LongWord;  
Reserved17:LongWord;  
Reserved18:LongWord;  
Reserved19:LongWord;  
Reserved1A:LongWord;  
Reserved1B:LongWord;  
Reserved1C:LongWord;  
Reserved1D:LongWord;  
ITCR:LongWord; Test Control Register
ITIP:LongWord; Integration Test Input Register
ITOP:LongWord; Integration Test Output Register
TDR:LongWord; Test Data Register

BCM2837 ARM timer registers

PBCM2837ARMTimerRegisters = ^TBCM2837ARMTimerRegisters;

TBCM2837ARMTimerRegisters = record

Note: Layout of the BCM2837 ARM Timer registers (See 14.2)
Load:LongWord; Timer Load register
Value:LongWord; Timer Value register
Control:LongWord; Timer control register
IRQClear:LongWord; Timer IRQ clear register
RawIRQ:LongWord; Timer Raw IRQ register
MaskedIRQ:LongWord; Timer Masked IRQ register
Reload:LongWord; Timer Reload register
Predivider:LongWord; The timer pre-divider register
Counter:LongWord; Free running counter

BCM2837 power management watchdog registers

PBCM2837PMWatchdogRegisters = ^TBCM2837PMWatchdogRegisters;

TBCM2837PMWatchdogRegisters = record

Note: Layout of the BCM2837 Power Management Watchdog registers
Reserved1:LongWord;  
Reserved2:LongWord;  
Reserved3:LongWord;  
Reserved4:LongWord;  
Reserved5:LongWord;  
Reserved6:LongWord;  
Reserved7:LongWord;  
RSTC:LongWord;  
RSTS:LongWord;  
WDOG:LongWord;  

BCM2837 random number generator registers

PBCM2837RNGRegisters = ^TBCM2837RNGRegisters;

TBCM2837RNGRegisters = record

Note: Layout of the BCM2837 Random Number Generator registers
Control:LongWord;  
Status:LongWord;  
Data:LongWord;  
FFThreshold:LongWord;  

BCM2837 GPIO registers

PBCM2837GPIORegisters = ^TBCM2837GPIORegisters;

TBCM2837GPIORegisters = record

Note: Layout of the BCM2837 GPIO registers (See 6.1)
GPFSEL0:LongWord; GPIO Function Select 0
GPFSEL1:LongWord; GPIO Function Select 1
GPFSEL2:LongWord; GPIO Function Select 2
GPFSEL3:LongWord; GPIO Function Select 3
GPFSEL4:LongWord; GPIO Function Select 4
GPFSEL5:LongWord; GPIO Function Select 5
Reserved1:LongWord;  
GPSET0:LongWord; GPIO Pin Output Set 0
GPSET1:LongWord; GPIO Pin Output Set 1
Reserved2:LongWord;  
GPCLR0:LongWord; GPIO Pin Output Clear 0
GPCLR1:LongWord; GPIO Pin Output Clear 1
Reserved3:LongWord;  
GPLEV0:LongWord; GPIO Pin Level 0
GPLEV1:LongWord; GPIO Pin Level 1
Reserved4:LongWord;  
GPEDS0:LongWord; GPIO Pin Event Detect Status 0
GPEDS1:LongWord; GPIO Pin Event Detect Status 1
Reserved5:LongWord;  
GPREN0:LongWord; GPIO Pin Rising Edge Detect Enable 0
GPREN1:LongWord; GPIO Pin Rising Edge Detect Enable 1
Reserved6:LongWord;  
GPFEN0:LongWord; GPIO Pin Falling Edge Detect Enable 0
GPFEN1:LongWord; GPIO Pin Falling Edge Detect Enable 1
Reserved7:LongWord;  
GPHEN0:LongWord; GPIO Pin High Detect Enable 0
GPHEN1:LongWord; GPIO Pin High Detect Enable 1
Reserved8:LongWord;  
GPLEN0:LongWord; GPIO Pin Low Detect Enable 0
GPLEN1:LongWord; GPIO Pin Low Detect Enable 1
Reserved9:LongWord;  
GPAREN0:LongWord; GPIO Pin Async. Rising Edge Detect 0
GPAREN1:LongWord; GPIO Pin Async. Rising Edge Detect 1
Reserved10:LongWord;  
GPAFEN0:LongWord; GPIO Pin Async. Falling Edge Detect 0
GPAFEN1:LongWord; GPIO Pin Async. Falling Edge Detect 1
Reserved11:LongWord;  
GPPUD:LongWord; GPIO Pin Pull-up/down Enable
GPPUDCLK0:LongWord; GPIO Pin Pull-up/down Enable Clock 0
GPPUDCLK1:LongWord; GPIO Pin Pull-up/down Enable Clock 1
Reserved12:LongWord;  
Test:LongWord; Test

BCM2837 mailbox0 registers

PBCM2837Mailbox0Registers = ^TBCM2837Mailbox0Registers;

TBCM2837Mailbox0Registers = record

Note: Layout of the BCM2837 Mailbox0 registers (See https://github.com/raspberrypi/firmware/wiki/Mailboxes)
Read:LongWord; Offset 0x00 (The read register for mailbox 0)
Reserved1:LongWord; Offset 0x04
Reserved2:LongWord; Offset 0x08
Reserved3:LongWord; Offset 0x0C
Peek:LongWord; Offset 0x10 (Read from the mailbox without removing data from it)
Sender:LongWord; Offset 0x14 (Sender Id (bottom 2 bits only))
Status:LongWord; Offset 0x18 (The status register for mailbox 0)
Config:LongWord; Offset 0x1C (The configuration register for mailbox 0)
Write:LongWord; Offset 0x20 (The write register for mailbox 0 (This is actually the read register for Mailbox 1))

BCM2837 mailbox framebuffer request

PBCM2837MailboxFramebuffer = ^TBCM2837MailboxFramebuffer;

TBCM2837MailboxFramebuffer = record

Note: Layout of the BCM2837 Mailbox Framebuffer request (This structure must be 16 byte aligned when passed to the GPU)
PhysicalWidth:LongWord; Requested width of Physical Framebuffer
PhysicalHeight:LongWord; Requested height of Physical Framebuffer
VirtualWidth:LongWord; Requested width of Virtual Display
VirtualHeight:LongWord; Requested height of Virtual Display
Pitch:LongWord; Zero on request, Number of Bytes per Row in response
Depth:LongWord; Requested Colour Depth in Bits per Pixel
OffsetX:LongWord; Requested X offset of Virtual Framebuffer
OffsetY:LongWord; Requested Y offset of Virtual Framebuffer
Address:LongWord; Framebuffer address (Zero on request, Failure if zero in response)
Size:LongWord; Framebuffer size (Zero on request, Size in bytes in response)

BCM2837 mailbox header property tags

PBCM2837MailboxHeader = ^TBCM2837MailboxHeader;

TBCM2837MailboxHeader = record

Note: Layout of the BCM2837 Mailbox Property tags (These structures must be 16 byte aligned when passed to the GPU)
Header
Size:LongWord; Total buffer size in bytes (including the header values, the end tag and padding)
Code:LongWord; Request/response code

BCM2837 mailbox footer property tags

PBCM2837MailboxFooter = ^TBCM2837MailboxFooter;

TBCM2837MailboxFooter = record

Footer
Tag:LongWord; BCM2837_MBOX_TAG_END

BCM2837 mailbox tag headers

PBCM2837MailboxTagHeader = ^TBCM2837MailboxTagHeader;

TBCM2837MailboxTagHeader = record

Tag Header
Tag:LongWord; Tag identifier
Size:LongWord; Value buffer size in bytes
Length:LongWord; 1 bit (MSB) request/response indicator (0=request, 1=response), 31 bits (LSB) value length in bytes

BCM2837 mailbox tag no request

PBCM2837MailboxTagNoRequest = ^TBCM2837MailboxTagNoRequest;

TBCM2837MailboxTagNoRequest = record

Tag No Request
   

BCM2837 mailbox tag no response

PBCM2837MailboxTagNoResponse = ^TBCM2837MailboxTagNoResponse;

TBCM2837MailboxTagNoResponse = record

Tag No Response
   

BCM2837 mailbox tag firmware revision response

TBCM2837MailboxTagFirmwareRevisionResponse = record

Get Firmware Revision
Revision:LongWord;  

BCM2837 mailbox tag get firmware revision

PBCM2837MailboxTagGetFirmwareRevision = ^TBCM2837MailboxTagGetFirmwareRevision;

TBCM2837MailboxTagGetFirmwareRevision = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagFirmwareRevisionResponse);  

BCM2837 mailbox tag board model response

TBCM2837MailboxTagBoardModelResponse = record

Get Board Model
Model:LongWord;  

BCM2837 mailbox tag get board model

PBCM2837MailboxTagGetBoardModel = ^TBCM2837MailboxTagGetBoardModel;

TBCM2837MailboxTagGetBoardModel = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagBoardModelResponse);  

BCM2837 mailbox tag get board revision response

TBCM2837MailboxTagBoardRevisionResponse = record

Get Board Revision
Revision:LongWord;  

BCM2837 mailbox tag get board revision

PBCM2837MailboxTagGetBoardRevision = ^TBCM2837MailboxTagGetBoardRevision;

TBCM2837MailboxTagGetBoardRevision = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagBoardRevisionResponse);  

BCM2837 mailbox tag MAC address response

TBCM2837MailboxTagMACAddressResponse = record

Get MAC Address
MAC:array[0..5] of Byte; MAC address in network byte order
Padding:Word;  

BCM2837 mailbox tag get MAC address

PBCM2837MailboxTagGetMACAddress = ^TBCM2837MailboxTagGetMACAddress;

TBCM2837MailboxTagGetMACAddress = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagMACAddressResponse);  

BCM2837 mailbox tag board serial response

TBCM2837MailboxTagBoardSerialResponse = record

Get Board Serial
Serial:Int64;  

BCM2837 mailbox tag get board serial

PBCM2837MailboxTagGetBoardSerial = ^TBCM2837MailboxTagGetBoardSerial;

TBCM2837MailboxTagGetBoardSerial = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagBoardSerialResponse);  

BCM2837 mailbox tag ARM memory response

TBCM2837MailboxTagARMMemoryResponse = record

Get ARM Memory
Address:LongWord; Base address in bytes
Size:LongWord; Size in bytes

BCM2837 mailbox tag get ARM memory

PBCM2837MailboxTagGetARMMemory = ^TBCM2837MailboxTagGetARMMemory;

TBCM2837MailboxTagGetARMMemory = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagARMMemoryResponse);  

BCM2837 mailbox tag VC memory response

TBCM2837MailboxTagVCMemoryResponse = record

Get VC Memory
Address:LongWord; Base address in bytes
Size:LongWord; Size in bytes

BCM2837 mailbox tag get VC memory

PBCM2837MailboxTagGetVCMemory = ^TBCM2837MailboxTagGetVCMemory;

TBCM2837MailboxTagGetVCMemory = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagVCMemoryResponse);  

BCM2837 mailbox tag clock response

TBCM2837MailboxTagClockResponse = record

Get Clocks
ParentId:LongWord;  
ClockId:LongWord;  

BCM2837 mailbox tag clocks response

TBCM2837MailboxTagClocksResponse = record

Clocks:array[0..255] of TBCM2837MailboxTagClockResponse;  

BCM2837 mailbox tag get clocks

PBCM2837MailboxTagGetClocks = ^TBCM2837MailboxTagGetClocks;

TBCM2837MailboxTagGetClocks = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagClocksResponse);  

BCM2837 mailbox tag get power state request

TBCM2837MailboxTagGetPowerStateRequest = record

Get Power State
DeviceId:LongWord;  

BCM2837 mailbox tag power state response

TBCM2837MailboxTagPowerStateResponse = record

DeviceId:LongWord;  
State:LongWord;  

BCM2837 mailbox tag get power state

PBCM2837MailboxTagGetPowerState = ^TBCM2837MailboxTagGetPowerState;

TBCM2837MailboxTagGetPowerState = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagGetPowerStateRequest);  
1:(Response:TBCM2837MailboxTagPowerStateResponse);  

BCM2837 mailbox tag timimg request

TBCM2837MailboxTagTimingRequest = record

Get Timing
DeviceId:LongWord;  

BCM2837 mailbox tag timimg response

TBCM2837MailboxTagTimingResponse = record

DeviceId:LongWord;  
Wait:LongWord; Enable wait time in microseconds

BCM2837 mailbox tag get timing

PBCM2837MailboxTagGetTiming = ^TBCM2837MailboxTagGetTiming;

TBCM2837MailboxTagGetTiming = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagTimingRequest);  
1:(Response:TBCM2837MailboxTagTimingResponse);  

BCM2837 mailbox tag set power state request

TBCM2837MailboxTagSetPowerStateRequest = record

Set Power State
DeviceId:LongWord;  
State:LongWord;  

BCM2837 mailbox tag set power state

PBCM2837MailboxTagSetPowerState = ^TBCM2837MailboxTagSetPowerState;

TBCM2837MailboxTagSetPowerState = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagSetPowerStateRequest);  
1:(Response:TBCM2837MailboxTagPowerStateResponse);  

BCM2837 mailbox tag get clock state request

TBCM2837MailboxTagGetClockStateRequest = record

Get Clock State
ClockId:LongWord;  

BCM2837 mailbox tag clock state response

TBCM2837MailboxTagClockStateResponse = record

ClockId:LongWord;  
State:LongWord;  

BCM2837 mailbox tag get clock state

PBCM2837MailboxTagGetClockState = ^TBCM2837MailboxTagGetClockState;

TBCM2837MailboxTagGetClockState = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagGetClockStateRequest);  
1:(Response:TBCM2837MailboxTagClockStateResponse);  

BCM2837 mailbox tag set clock state request

TBCM2837MailboxTagSetClockStateRequest = record

Set Clock State
ClockId:LongWord;  
State:LongWord;  

BCM2837 mailbox tag set clock state

PBCM2837MailboxTagSetClockState = ^TBCM2837MailboxTagSetClockState;

TBCM2837MailboxTagSetClockState = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagSetClockStateRequest);  
1:(Response:TBCM2837MailboxTagClockStateResponse);  

BCM2837 mailbox tag get clock rate request

TBCM2837MailboxTagGetClockRateRequest = record

Get Clock Rate
ClockId:LongWord;  

BCM2837 mailbox tag clock rate response

TBCM2837MailboxTagClockRateResponse = record

ClockId:LongWord;  
Rate:LongWord; In Hz

BCM2837 mailbox tag get clock rate

PBCM2837MailboxTagGetClockRate = ^TBCM2837MailboxTagGetClockRate;

TBCM2837MailboxTagGetClockRate = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagGetClockRateRequest);  
1:(Response:TBCM2837MailboxTagClockRateResponse);  

BCM2837 mailbox tag set clock rate request

TBCM2837MailboxTagSetClockRateRequest = record

Set Clock Rate
ClockId:LongWord;  
Rate:LongWord;  
SkipTurbo:LongWord; In Hz

BCM2837 mailbox tag set clock rate

PBCM2837MailboxTagSetClockRate = ^TBCM2837MailboxTagSetClockRate;

TBCM2837MailboxTagSetClockRate = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagSetClockRateRequest);  
1:(Response:TBCM2837MailboxTagClockRateResponse);  

BCM2837 mailbox tag get clock max rate request

TBCM2837MailboxTagGetClockMaxRateRequest = record

Get Clock Max Rate
ClockId:LongWord;  

BCM2837 mailbox tag get clock max rate response

TBCM2837MailboxTagGetClockMaxRateResponse = record

ClockId:LongWord;  
Rate:LongWord; In Hz

BCM2837 mailbox tag get clock max rate

PBCM2837MailboxTagGetClockMaxRate = ^TBCM2837MailboxTagGetClockMaxRate;

TBCM2837MailboxTagGetClockMaxRate = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagGetClockMaxRateRequest);  
1:(Response:TBCM2837MailboxTagGetClockMaxRateResponse);  

BCM2837 mailbox tag get clock min rate

PBCM2837MailboxTagGetClockMinRate = ^TBCM2837MailboxTagGetClockMinRate;

TBCM2837MailboxTagGetClockMinRate = record

Get Clock Min Rate
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagGetClockMaxRateRequest);  
1:(Response:TBCM2837MailboxTagGetClockMaxRateResponse);  

BCM2837 mailbox tag get turbo request

TBCM2837MailboxTagGetTurboRequest = record

Get Turbo
Id:LongWord;  

BCM2837 mailbox tag turbo response

TBCM2837MailboxTagTurboResponse = record

Id:LongWord;  
Level:LongWord;  

BCM2837 mailbox tag get turbo

PBCM2837MailboxTagGetTurbo = ^TBCM2837MailboxTagGetTurbo;

TBCM2837MailboxTagGetTurbo = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagGetTurboRequest);  
1:(Response:TBCM2837MailboxTagTurboResponse);  

BCM2837 mailbox tag set turbo request

TBCM2837MailboxTagSetTurboRequest = record

Set Turbo
Id:LongWord;  
Level:LongWord;  

BCM2837 mailbox tag set turbo

PBCM2837MailboxTagSetTurbo = ^TBCM2837MailboxTagSetTurbo;

TBCM2837MailboxTagSetTurbo = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagSetTurboRequest);  
1:(Response:TBCM2837MailboxTagTurboResponse);  

BCM2837 mailbox tag get voltage request

TBCM2837MailboxTagGetVoltageRequest = record

Get Voltage
VoltageId:LongWord;  

BCM2837 mailbox tag voltage response

TBCM2837MailboxTagVoltageResponse = record

VoltageId:LongWord;  
Value:LongWord; Offset from 1.2V in units of 0.025V

BCM2837 mailbox tag get voltage

PBCM2837MailboxTagGetVoltage = ^TBCM2837MailboxTagGetVoltage;

TBCM2837MailboxTagGetVoltage = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagGetVoltageRequest);  
1:(Response:TBCM2837MailboxTagVoltageResponse);  

BCM2837 mailbox tag set voltage request

TBCM2837MailboxTagSetVoltageRequest = record

Set Voltage
VoltageId:LongWord;  
Value:LongWord; Offset from 1.2V in units of 0.025V

BCM2837 mailbox tag set voltage

PBCM2837MailboxTagSetVoltage = ^TBCM2837MailboxTagSetVoltage;

TBCM2837MailboxTagSetVoltage = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagSetVoltageRequest);  
1:(Response:TBCM2837MailboxTagVoltageResponse);  

BCM2837 mailbox tag get max voltage

PBCM2837MailboxTagGetMaxVoltage = ^TBCM2837MailboxTagGetMaxVoltage;

TBCM2837MailboxTagGetMaxVoltage = record

Get Max Voltage
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagGetVoltageRequest);  
1:(Response:TBCM2837MailboxTagVoltageResponse);  

BCM2837 mailbox tag get min voltage

PBCM2837MailboxTagGetMinVoltage = ^TBCM2837MailboxTagGetMinVoltage;

TBCM2837MailboxTagGetMinVoltage = record

Get Min Voltage
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagGetVoltageRequest);  
1:(Response:TBCM2837MailboxTagVoltageResponse);  

BCM2837 mailbox tag temperature request

TBCM2837MailboxTagTemperatureRequest = record

Get Temperature
TemperatureId:LongWord;  

BCM2837 mailbox tag temperture response

TBCM2837MailboxTagTemperatureResponse = record

TemperatureId:LongWord; Should be zero
Temperature:LongWord; Return the temperature of the SoC in thousandths of a degree C

BCM2837 mailbox tag get temperature

PBCM2837MailboxTagGetTemperature = ^TBCM2837MailboxTagGetTemperature;

TBCM2837MailboxTagGetTemperature = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagTemperatureRequest);  
1:(Response:TBCM2837MailboxTagTemperatureResponse);  

BCM2837 mailbox tag get max temperature

PBCM2837MailboxTagGetMaxTemperature = ^TBCM2837MailboxTagGetMaxTemperature;

TBCM2837MailboxTagGetMaxTemperature = record

Get Max Temp
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagTemperatureRequest);  
1:(Response:TBCM2837MailboxTagTemperatureResponse);  

BCM2837 mailbox tag allocate memory request

TBCM2837MailboxTagAllocateMemoryRequest = record

Allocate Memory
Size:LongWord;  
Alignment:LongWord;  
Flags:LongWord;  

BCM2837 mailbox tag allocate memory response

TBCM2837MailboxTagAllocateMemoryResponse = record

Handle:THandle;  

BCM2837 mailbox tag allocate memory

PBCM2837MailboxTagAllocateMemory = ^TBCM2837MailboxTagAllocateMemory;

TBCM2837MailboxTagAllocateMemory = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagAllocateMemoryRequest);  
1:(Response:TBCM2837MailboxTagAllocateMemoryResponse);  

BCM2837 mailbox tag lock memory request

TBCM2837MailboxTagLockMemoryRequest = record

Lock Memory
Handle:THandle;  

BCM2837 mailbox tag lock memory response

TBCM2837MailboxTagLockMemoryResponse = record

Address:LongWord; Bus Address

BCM2837 mailbox tag lock memory

PBCM2837MailboxTagLockMemory = ^TBCM2837MailboxTagLockMemory;

TBCM2837MailboxTagLockMemory = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagLockMemoryRequest);  
1:(Response:TBCM2837MailboxTagLockMemoryResponse);  

BCM2837 mailbox tag umlock memory response

TBCM2837MailboxTagUnlockMemoryResponse = record

Unlock Memory
Status:LongWord; 0 is Success

BCM2837 mailbox tag unlock memory

PBCM2837MailboxTagUnlockMemory = ^TBCM2837MailboxTagUnlockMemory;

TBCM2837MailboxTagUnlockMemory = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagLockMemoryRequest);  
1:(Response:TBCM2837MailboxTagUnlockMemoryResponse);  

BCM2837 mailbox tag release memory

PBCM2837MailboxTagReleaseMemory = ^TBCM2837MailboxTagReleaseMemory;

TBCM2837MailboxTagReleaseMemory = record

Release Memory
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagLockMemoryRequest);  
1:(Response:TBCM2837MailboxTagUnlockMemoryResponse);  

BCM2837 mailbox tag execute code request

TBCM2837MailboxTagExecuteCodeRequest = record

Execute Code
Address:Pointer; Bus Address
R0:LongWord;  
R1:LongWord;  
R2:LongWord;  
R3:LongWord;  
R4:LongWord;  
R5:LongWord;  

BCM2837 mailbox tag execute code response

TBCM2837MailboxTagExecuteCodeResponse = record

R0:LongWord;  

BCM2837 mailbox tag execute code

PBCM2837MailboxTagExecuteCode = ^TBCM2837MailboxTagExecuteCode;

TBCM2837MailboxTagExecuteCode = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagExecuteCodeRequest);  
1:(Response:TBCM2837MailboxTagExecuteCodeResponse);  

BCM2837 mailbox tag get dispmanx handle request

TBCM2837MailboxTagGetDispmanxHandleRequest = record

Get Dispmanx Handle
Resource:THandle;  

BCM2837 mailbox tag get dispmanx handle response

TBCM2837MailboxTagGetDispmanxHandleResponse = record

Status:LongWord; 0 is Success
Memory:THandle;  

BCM2837 mailbox tag get dispmanx handle

PBCM2837MailboxTagGetDispmanxHandle = ^TBCM2837MailboxTagGetDispmanxHandle;

TBCM2837MailboxTagGetDispmanxHandle = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagGetDispmanxHandleRequest);  
1:(Response:TBCM2837MailboxTagGetDispmanxHandleResponse);  

BCM2837 mailbox tag get EDID block request

TBCM2837MailboxTagGetEDIDBlockRequest = record

Get EDID Block
Block:LongWord; Starting from 0

BCM2837 mailbox tag get EDID block response

TBCM2837MailboxTagGetEDIDBlockResponse = record

Block:LongWord; Starting from 0
Status:LongWord; 0 is Success
EDID:array[0..127] of Byte;  

BCM2837 mailbox tag get EDID block

PBCM2837MailboxTagGetEDIDBlock = ^TBCM2837MailboxTagGetEDIDBlock;

TBCM2837MailboxTagGetEDIDBlock = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagGetEDIDBlockRequest);  
1:(Response:TBCM2837MailboxTagGetEDIDBlockResponse);  

BCM2837 mailbox tag allocate buffer request

TBCM2837MailboxTagAllocateBufferRequest = record

Allocate Buffer
Alignment:LongWord; Bytes

BCM2837 mailbox tag buffer response

TBCM2837MailboxTagAllocateBufferResponse = record

Address:LongWord; Base Address in Bytes
Size:LongWord; Size in Bytes

BCM2837 mailbox tag allocate buffer

PBCM2837MailboxTagAllocateBuffer = ^TBCM2837MailboxTagAllocateBuffer;

TBCM2837MailboxTagAllocateBuffer = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagAllocateBufferRequest);  
1:(Response:TBCM2837MailboxTagAllocateBufferResponse);  

BCM2837 mailbox tag release buffer

PBCM2837MailboxTagReleaseBuffer = ^TBCM2837MailboxTagReleaseBuffer;

TBCM2837MailboxTagReleaseBuffer = record

Release Buffer
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagNoResponse);  

BCM2837 mailbox tag blank screen request

TBCM2837MailboxTagBlankScreenRequest = record

Blank Screen
State:LongWord;  

BCM2837 mailbox tag blank screen response

TBCM2837MailboxTagBlankScreenResponse = record

State:LongWord;  

BCM2837 mailbox tag blank screen

PBCM2837MailboxTagBlankScreen = ^TBCM2837MailboxTagBlankScreen;

TBCM2837MailboxTagBlankScreen = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagBlankScreenRequest);  
1:(Response:TBCM2837MailboxTagBlankScreenResponse);  

BCM2837 mailbox tag physical request

TBCM2837MailboxTagPhysicalRequest = record

Get Physical
Width:LongWord; Pixels
Height:Longword; Pixels

BCM2837 mailbox tag physical response

TBCM2837MailboxTagPhysicalResponse = record

Width:LongWord; Pixels
Height:Longword; Pixels

BCM2837 mailbox tag get physical

PBCM2837MailboxTagGetPhysical = ^TBCM2837MailboxTagGetPhysical;

TBCM2837MailboxTagGetPhysical = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagPhysicalResponse);  

BCM2837 mailbox tag test physical

PBCM2837MailboxTagTestPhysical = ^TBCM2837MailboxTagTestPhysical;

TBCM2837MailboxTagTestPhysical = record

Test Physical
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagPhysicalRequest);  
1:(Response:TBCM2837MailboxTagPhysicalResponse);  

BCM2837 mailbox tag set physical

PBCM2837MailboxTagSetPhysical = ^TBCM2837MailboxTagSetPhysical;

TBCM2837MailboxTagSetPhysical = record

Set Physical
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagPhysicalRequest);  
1:(Response:TBCM2837MailboxTagPhysicalResponse);  

BCM2837 mailbox tag virtual request

TBCM2837MailboxTagVirtualRequest = record

Get Virtual
Width:LongWord; Pixels
Height:Longword; Pixels

BCM2837 mailbox tag virtual response

TBCM2837MailboxTagVirtualResponse = record

Width:LongWord; Pixels
Height:Longword; Pixels

BCM2837 mailbox tag get virtual

PBCM2837MailboxTagGetVirtual = ^TBCM2837MailboxTagGetVirtual;

TBCM2837MailboxTagGetVirtual = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagVirtualResponse);  

BCM2837 mailbox tag test virtual

PBCM2837MailboxTagTestVirtual = ^TBCM2837MailboxTagTestVirtual;

TBCM2837MailboxTagTestVirtual = record

Test Virtual
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagVirtualRequest);  
1:(Response:TBCM2837MailboxTagVirtualResponse);  

BCM2837 mailbox tag set virtual

PBCM2837MailboxTagSetVirtual = ^TBCM2837MailboxTagSetVirtual;

TBCM2837MailboxTagSetVirtual = record

Set Virtual
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagVirtualRequest);  
1:(Response:TBCM2837MailboxTagVirtualResponse);  

BCM2837 mailbox tag depth request

TBCM2837MailboxTagDepthRequest = record

Get Depth
Depth:LongWord; Bits per pixel

BCM2837 mailbox tag depth response

TBCM2837MailboxTagDepthResponse = record

Depth:LongWord; Bits per pixel

BCM2837 mailbox tag get depth

PBCM2837MailboxTagGetDepth = ^TBCM2837MailboxTagGetDepth;

TBCM2837MailboxTagGetDepth = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagDepthResponse);  

BCM2837 mailbox tag test depth

PBCM2837MailboxTagTestDepth = ^TBCM2837MailboxTagTestDepth;

TBCM2837MailboxTagTestDepth = record

Test Depth
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagDepthRequest);  
1:(Response:TBCM2837MailboxTagDepthResponse);  

BCM2837 mailbox tag set depth

PBCM2837MailboxTagSetDepth = ^TBCM2837MailboxTagSetDepth;

TBCM2837MailboxTagSetDepth = record

Set Depth
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagDepthRequest);  
1:(Response:TBCM2837MailboxTagDepthResponse);  

BCM2837 mailbox tag pixel order request

TBCM2837MailboxTagPixelOrderRequest = record

Get Pixel Order
Order:LongWord;  

BCM2837 mailbox tag pixel order response

TBCM2837MailboxTagPixelOrderResponse = record

Order:LongWord;  

BCM2837 mailbox tag get pixel order

PBCM2837MailboxTagGetPixelOrder = ^TBCM2837MailboxTagGetPixelOrder;

TBCM2837MailboxTagGetPixelOrder = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagPixelOrderResponse);  

BCM2837 mailbox tag test pixel order

PBCM2837MailboxTagTestPixelOrder = ^TBCM2837MailboxTagTestPixelOrder;

TBCM2837MailboxTagTestPixelOrder = record

Test Pixel Order
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagPixelOrderRequest);  
1:(Response:TBCM2837MailboxTagPixelOrderResponse);  

BCM2837 mailbox tag set pixel order

PBCM2837MailboxTagSetPixelOrder = ^TBCM2837MailboxTagSetPixelOrder;

TBCM2837MailboxTagSetPixelOrder = record

Set Pixel Order
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagPixelOrderRequest);  
1:(Response:TBCM2837MailboxTagPixelOrderResponse);  

BCM2837 mailbox tag alpha mode request

TBCM2837MailboxTagAlphaModeRequest = record

Get Alpha Mode
Mode:LongWord;  

BCM2837 mailbox tag alpha mode response

TBCM2837MailboxTagAlphaModeResponse = record

Mode:LongWord;  

BCM2837 mailbox tag get alpha mode

PBCM2837MailboxTagGetAlphaMode = ^TBCM2837MailboxTagGetAlphaMode;

TBCM2837MailboxTagGetAlphaMode = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagAlphaModeResponse);  

BCM2837 mailbox tag test alpha mode

PBCM2837MailboxTagTestAlphaMode = ^TBCM2837MailboxTagTestAlphaMode;

TBCM2837MailboxTagTestAlphaMode = record

Test Alpha Mode
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagAlphaModeRequest);  
1:(Response:TBCM2837MailboxTagAlphaModeResponse);  

BCM2837 mailbox tag set alpha mode

PBCM2837MailboxTagSetAlphaMode = ^TBCM2837MailboxTagSetAlphaMode;

TBCM2837MailboxTagSetAlphaMode = record

Set Alpha Mode
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagAlphaModeRequest);  
1:(Response:TBCM2837MailboxTagAlphaModeResponse);  

BCM2837 mailbox tag pitch response

TBCM2837MailboxTagPitchResponse = record

Get Pitch
Pitch:LongWord; Bytes per line

BCM2837 mailbox tag get pitch

PBCM2837MailboxTagGetPitch = ^TBCM2837MailboxTagGetPitch;

TBCM2837MailboxTagGetPitch = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagPitchResponse);  

BCM2837 mailbox tag virtual offset request

TBCM2837MailboxTagVirtualOffsetRequest = record

Get Virtual Offset
X:LongWord; Pixels
Y:LongWord; Pixels

BCM2837 mailbox tag virtual offset response

TBCM2837MailboxTagVirtualOffsetResponse = record

X:LongWord; Pixels
Y:LongWord; Pixels

BCM2837 mailbox tag get virtual offset

PBCM2837MailboxTagGetVirtualOffset = ^TBCM2837MailboxTagGetVirtualOffset;

TBCM2837MailboxTagGetVirtualOffset = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagVirtualOffsetResponse);  

BCM2837 mailbox tag test virtual offset

PBCM2837MailboxTagTestVirtualOffset = ^TBCM2837MailboxTagTestVirtualOffset;

TBCM2837MailboxTagTestVirtualOffset = record

Test Virtual Offset
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagVirtualOffsetRequest);  
1:(Response:TBCM2837MailboxTagVirtualOffsetResponse);  

BCM2837 mailbox tag set virtual offset

PBCM2837MailboxTagSetVirtualOffset = ^TBCM2837MailboxTagSetVirtualOffset;

TBCM2837MailboxTagSetVirtualOffset = record

Set Virtual Offset
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagVirtualOffsetRequest);  
1:(Response:TBCM2837MailboxTagVirtualOffsetResponse);  

BCM2837 mailbox tag overscan request

TBCM2837MailboxTagOverscanRequest = record

Get Overscan
Top:LongWord; Pixels
Bottom:LongWord; Pixels
Left:LongWord; Pixels
Right:LongWord; Pixels

BCM2837 mailbox tag overscan response

TBCM2837MailboxTagOverscanResponse = record

Top:LongWord; Pixels
Bottom:LongWord; Pixels
Left:LongWord; Pixels
Right:LongWord; Pixels

BCM2837 mailbox tag get overscan

PBCM2837MailboxTagGetOverscan = ^TBCM2837MailboxTagGetOverscan;

TBCM2837MailboxTagGetOverscan = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagOverscanResponse);  

BCM2837 mailbox tag test overscan

PBCM2837MailboxTagTestOverscan = ^TBCM2837MailboxTagTestOverscan;

TBCM2837MailboxTagTestOverscan = record

Test Overscan
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagOverscanRequest);  
1:(Response:TBCM2837MailboxTagOverscanResponse);  

BCM2837 mailbox tag set overscan

PBCM2837MailboxTagSetOverscan = ^TBCM2837MailboxTagSetOverscan;

TBCM2837MailboxTagSetOverscan = record

Set Overscan
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagOverscanRequest);  
1:(Response:TBCM2837MailboxTagOverscanResponse);  

BCM2837 mailbox tag get palette response

TBCM2837MailboxTagGetPaletteResponse = record

Get Palette
Values:array[0..255] of LongWord; RGBA Palette Values

BCM2837 mailbox tag get palette

PBCM2837MailboxTagGetPalette = ^TBCM2837MailboxTagGetPalette;

TBCM2837MailboxTagGetPalette = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagGetPaletteResponse);  

BCM2837 mailbox tag palette request

TBCM2837MailboxTagPaletteRequest = record

Test Palette
Offset:LongWord; First palette index to set (0-255)
Length:LongWord; Number of palette entries to set (1-256)
Values:array[0..255] of LongWord; RGBA Palette Values

BCM2837 mailbox tag palette response

TBCM2837MailboxTagPaletteResponse = record

Status:LongWord;  

BCM2837 mailbox tag test palette

PBCM2837MailboxTagTestPalette = ^TBCM2837MailboxTagTestPalette;

TBCM2837MailboxTagTestPalette = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagPaletteRequest);  
1:(Response:TBCM2837MailboxTagPaletteResponse);  

BCM2837 mailbox tag set palette

PBCM2837MailboxTagSetPalette = ^TBCM2837MailboxTagSetPalette;

TBCM2837MailboxTagSetPalette = record

Set Palette
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagPaletteRequest);  
1:(Response:TBCM2837MailboxTagPaletteResponse);  

BCM2837 mailbox tag get touch response

TBCM2837MailboxTagGetTouchResponse = record

Get Touch Buffer
Address:LongWord;  

BCM2837 mailbox tag get touch

PBCM2837MailboxTagGetTouch = ^TBCM2837MailboxTagGetTouch;

TBCM2837MailboxTagGetTouch = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagGetTouchResponse);  

BCM2837 mailbox tag get cirtual GPIO response

TBCM2837MailboxTagGetVirtualGPIOResponse = record

Get Virtual GPIO Buffer
Address:LongWord;  

BCM2837 mailbox tag get virtual GPIO

PBCM2837MailboxTagGetVirtualGPIO = ^TBCM2837MailboxTagGetVirtualGPIO;

TBCM2837MailboxTagGetVirtualGPIO = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagGetVirtualGPIOResponse);  

BCM2837 mailbox tag test vsync

PBCM2837MailboxTagTestVsync = ^TBCM2837MailboxTagTestVsync;

TBCM2837MailboxTagTestVsync = record

Test Vsync
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagNoResponse);  

BCM2837 mailbox tag set vsync

PBCM2837MailboxTagSetVsync = ^TBCM2837MailboxTagSetVsync;

TBCM2837MailboxTagSetVsync = record

Set Vsync
Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagNoResponse);  

BCM2837 mailbox tag set backlight request

TBCM2837MailboxTagSetBacklightRequest = record

Set Backlight
Brightness:LongWord;  

BCM2837 mailbox tag set backlight response

TBCM2837MailboxTagSetBacklightResponse = record

Brightness:LongWord;  

BCM2837 mailbox tag set backlight

PBCM2837MailboxTagSetBacklight = ^TBCM2837MailboxTagSetBacklight;

TBCM2837MailboxTagSetBacklight = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagSetBacklightRequest);  
1:(Response:TBCM2837MailboxTagSetBacklightResponse);  

BCM2837 mailbox tag set cursor info request

TBCM2837MailboxTagSetCursorInfoRequest = record

Set Cursor Info
Width:LongWord; Pixels
Height:LongWord; Pixels
Reserved:LongWord;  
Pixels:Pointer; Format is 32bpp (ARGB) (Width and Height should be >= 16 and (Width * Height) <= 64)
HotspotX:LongWord;  
HotspotY:LongWord;  

BCM2837 mailbox tag cursor response

TBCM2837MailboxTagCursorResponse = record

Status:LongWord;  

BCM2837 mailbox tag set cursor info

PBCM2837MailboxTagSetCursorInfo = ^TBCM2837MailboxTagSetCursorInfo;

TBCM2837MailboxTagSetCursorInfo = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagSetCursorInfoRequest);  
1:(Response:TBCM2837MailboxTagCursorResponse);  

BCM2837 mailbox tag set cursor state request

TBCM2837MailboxTagSetCursorStateRequest = record

Set Cursor State
Enable:LongWord;  
X:LongWord; Pixels
Y:LongWord; Pixels
Flags:LongWord;  

BCM2837 mailbox tag set cursor state

PBCM2837MailboxTagSetCursorState = ^TBCM2837MailboxTagSetCursorState;

TBCM2837MailboxTagSetCursorState = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagSetCursorStateRequest);  
1:(Response:TBCM2837MailboxTagCursorResponse);  

BCM2837 mailbox tag command line response

TBCM2837MailboxTagCommandLineResponse = record

Get Command Line
CommandLine:array[0..1023] of Char;  

BCM2837 mailbox tag get command line

PBCM2837MailboxTagGetCommandLine = ^TBCM2837MailboxTagGetCommandLine;

TBCM2837MailboxTagGetCommandLine = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagCommandLineResponse);  

BCM2837 mailbox tag DMA channels response

TBCM2837MailboxTagDMAChannelsResponse = record

Get DMA Channels
Channels:LongWord;  

BCM2837 mailbox tag get DMA channels

PBCM2837MailboxTagGetDMAChannels = ^TBCM2837MailboxTagGetDMAChannels;

TBCM2837MailboxTagGetDMAChannels = record

Header:TBCM2837MailboxTagHeader;  
case Integer of  
0:(Request:TBCM2837MailboxTagNoRequest);  
1:(Response:TBCM2837MailboxTagDMAChannelsResponse);  

BCM2837 mailbox tag create buffer

PBCM2837MailboxTagCreateBuffer = ^TBCM2837MailboxTagCreateBuffer;

TBCM2837MailboxTagCreateBuffer = record

Note: A combination tag to allocate and configure a framebuffer in one request
Create Buffer
Physical:TBCM2837MailboxTagSetPhysical;  
Vertual:TBCM2837MailboxTagSetVirtual;  
Depth:TBCM2837MailboxTagSetDepth;  
Order:TBCM2837MailboxTagSetPixelOrder;  
Mode:TBCM2837MailboxTagSetAlphaMode;  
Offset:TBCM2837MailboxTagSetVirtualOffset;  
Overscan:TBCM2837MailboxTagSetOverscan;  
Allocate:TBCM2837MailboxTagAllocateBuffer;  
Pitch:TBCM2837MailboxTagGetPitch;  

BCM2837 mailbox tag query buffer

PBCM2837MailboxTagQueryBuffer = ^TBCM2837MailboxTagQueryBuffer;

TBCM2837MailboxTagQueryBuffer = record

Note: A combination tag to query all framebuffer properties in one request
Query Buffer
Physical:TBCM2837MailboxTagGetPhysical;  
Vertual:TBCM2837MailboxTagGetVirtual;  
Depth:TBCM2837MailboxTagGetDepth;  
Order:TBCM2837MailboxTagGetPixelOrder;  
Mode:TBCM2837MailboxTagGetAlphaMode;  
Offset:TBCM2837MailboxTagGetVirtualOffset;  
Overscan:TBCM2837MailboxTagGetOverscan;  
Pitch:TBCM2837MailboxTagGetPitch;  

BCM2837 ARM local mailbox write registers

PBCM2837ARMLocalMailboxWriteRegisters = ^TBCM2837ARMLocalMailboxWriteRegisters;

TBCM2837ARMLocalMailboxWriteRegisters = record

Note: BCM2837 ARM local structures (See: QA7 Rev3.4.pdf)
Mailbox0Write:LongWord; Mailbox 0 write-set (WO)
Mailbox1Write:LongWord; Mailbox 1 write-set (WO)
Mailbox2Write:LongWord; Mailbox 2 write-set (WO)
Mailbox3Write:LongWord; Mailbox 3 write-set (WO)

BCM2837 ARM local mailbox read clear registers

PBCM2837ARMLocalMailboxReadClearRegisters = ^TBCM2837ARMLocalMailboxReadClearRegisters;

TBCM2837ARMLocalMailboxReadClearRegisters = record

Mailbox0ReadClear:LongWord; Mailbox 0 read & write-high-to-clear
Mailbox1ReadClear:LongWord; Mailbox 1 read & write-high-to-clear
Mailbox2ReadClear:LongWord; Mailbox 2 read & write-high-to-clear
Mailbox3ReadClear:LongWord; Mailbox 3 read & write-high-to-clear

BCM2837 ARM local registers

PBCM2837ARMLocalRegisters = ^TBCM2837ARMLocalRegisters;

TBCM2837ARMLocalRegisters = record

Control:LongWord; Control register $0000
Reserved1:LongWord; Unused $0004
CoreTimerPrescaler:LongWord; Core timer prescaler $0008
GPUInterruptRouting:LongWord; GPU interrupts routing $000C
PMInterruptRoutingSet:LongWord; Performance Monitor Interrupts routing-set $0010
PMInterruptRoutingClear:LongWord; Performance Monitor Interrupts routing-clear $0014
Reserved2:LongWord; Unused $0018
CoreTimerLow:LongWord; Core timer access LS 32 bits $001C
CoreTimerHigh:LongWord; Core timer access MS 32 bits $0020
LocalIntRouting0:LongWord; Local Interrupts 0-7 routing (1 to 7 Unused) $0024
LocalIntRouting1:LongWord; Local Interrupts 8-15 routing (Unused) $0028
AXIOutstandingCount:LongWord; AXI outstanding counters $002C
AXIOutstandingIRQ:LongWord; AXI outstanding IRQ $0030
LocalTimerControl:LongWord; Local timer control & status $0034
LocalTimerClearReload:LongWord; Local timer IRQ clear & reload $0038
Reserved3:LongWord; Unused $003C
TimersIntControl:array[0..BCM2837_CPU_COUNT - 1] of LongWord; Core0-3 Timers Interrupt control $0040-004C
MailboxIntControl:array[0..BCM2837_CPU_COUNT - 1] of LongWord; Core0-3 Mailboxes Interrupt control $0050-005C
IRQPending:array[0..BCM2837_CPU_COUNT - 1] of LongWord; Core0-3 IRQ Source $0060-006C
FIQPending:array[0..BCM2837_CPU_COUNT - 1] of LongWord; Core0-3 FIQ Source $0070-007C
MailboxWrite:array[0..BCM2837_CPU_COUNT - 1] of TBCM2837ARMLocalMailboxWriteRegisters; Core0-3 Mailbox 0-3 write-set (WO) $0080-00BC
MailboxReadClear:array[0..BCM2837_CPU_COUNT - 1] of TBCM2837ARMLocalMailboxReadClearRegisters; Core0-3 Mailbox 0-3 read & write-high-to-clear $00C0-00FC

BCM2837 virtual GPIO buffer

PBCM2837VirtualGPIOBuffer = ^TBCM2837VirtualGPIOBuffer;

TBCM2837VirtualGPIOBuffer = record

Address:LongWord;  
EnableDisable:array[0..BCM2837_VIRTUAL_GPIO_PIN_COUNT - 1] of LongWord; Two packed 16-bit counts of enabled and disabled/Allows host to detect a brief enable that was missed


Public variables


None defined

Function declarations


None defined


Return to Unit Reference