Unit MMC

From Ultibo.org
Revision as of 02:27, 3 January 2017 by Ultibo (Talk | contribs)

Jump to: navigation, search

Return to Unit Reference


Description


Ultibo MMC/SD interface unit

This unit implements the standards based part of the SD/MMC specification including the standard SDHCI interfaces.

For each platform a SDHCI module needs to be provided that implements the platform specific parts of the SDHCI interface.

This is similar in model to USB and other interfaces in Ultibo, where the generic interface unit requires a platform specific module to register with it in order to communicate with platform specific devices.

The SD/MMC interfaces are 2 tier (ie Host and Device) whereas the USB interface is 3 tier (Host, Device and Driver).

Constants



MMC specific constants MMC_*
MMC_NAME_PREFIX = 'MMC'; Name prefix for MMC Devices
 
MMC_STATUS_TIMER_INTERVAL = 1000;  
 
MMC_DEFAULT_BLOCKSIZE = 512;  
MMC_DEFAULT_BLOCKSHIFT = 9;  


MMC device type constants MMC_TYPE_*
MMC_TYPE_NONE = 0;  
MMC_TYPE_MMC = 1;  
MMC_TYPE_SD = 2;  
MMC_TYPE_SDIO = 3;  
MMC_TYPE_SD_COMBO = 4;  
 
MMC_TYPE_MAX = 4;  


MMC device state constants MMC_STATE_*
MMC_STATE_EJECTED = 0;  
MMC_STATE_INSERTED = 1;  
 
MMC_STATE_MAX = 1;  


MMC device flag constants MMC_FLAG_*
MMC_FLAG_NONE = $00000000;  
MMC_FLAG_CARD_PRESENT = $00000001;  
MMC_FLAG_WRITE_PROTECT = $00000002;  
MMC_FLAG_HIGH_CAPACITY = $00000004; High Capacity (SDHC)
MMC_FLAG_EXT_CAPACITY = $00000008; Extended Capacity (SDXC)
MMC_FLAG_UHS_I = $00000010; Ultra High Speed (UHS-I)
MMC_FLAG_UHS_II = $00000020; Ultra High Speed (UHS-II)
MMC_FLAG_BLOCK_ADDRESSED = $00000040; Block Addressed (SDHC/SDXC and others)
MMC_FLAG_DDR_MODE = $00000080;  


MMC/SD status code constants MMC_STATUS_*
MMC_STATUS_SUCCESS = 0; Function successful
MMC_STATUS_TIMEOUT = 1; The operation timed out
MMC_STATUS_NO_MEDIA = 2; No media present in device
MMC_STATUS_HARDWARE_ERROR = 3; Hardware error of some form occurred
MMC_STATUS_INVALID_DATA = 4; Invalid data was received
MMC_STATUS_INVALID_PARAMETER = 5; An invalid parameter was passed to the function
MMC_STATUS_INVALID_SEQUENCE = 6; Invalid sequence encountered
MMC_STATUS_OUT_OF_MEMORY = 7; No memory available for operation
MMC_STATUS_UNSUPPORTED_REQUEST = 8; The request is unsupported
MMC_STATUS_NOT_PROCESSED = 9; The MMC transfer has not yet been processed


MMC/SD version constants SD_VERSION_*, MMC_VERSION_*
SD_VERSION_SD = $00020000;  
SD_VERSION_1_0 = (SD_VERSION_SD or $0100);  
SD_VERSION_1_10 = (SD_VERSION_SD or $010a);  
SD_VERSION_2 = (SD_VERSION_SD or $0200);  
SD_VERSION_3 = (SD_VERSION_SD or $0300);  
SD_VERSION_4 = (SD_VERSION_SD or $0400);  
 
MMC_VERSION_MMC = $00010000;  
MMC_VERSION_1_2 = (MMC_VERSION_MMC or $0102);  
MMC_VERSION_1_4 = (MMC_VERSION_MMC or $0104);  
MMC_VERSION_2_2 = (MMC_VERSION_MMC or $0202);  
MMC_VERSION_3 = (MMC_VERSION_MMC or $0300);  
MMC_VERSION_4 = (MMC_VERSION_MMC or $0400);  
MMC_VERSION_4_1 = (MMC_VERSION_MMC or $0401);  
MMC_VERSION_4_2 = (MMC_VERSION_MMC or $0402);  
MMC_VERSION_4_3 = (MMC_VERSION_MMC or $0403);  
MMC_VERSION_4_41 = (MMC_VERSION_MMC or $0429);  
MMC_VERSION_4_5 = (MMC_VERSION_MMC or $0405);  
MMC_VERSION_5_0 = (MMC_VERSION_MMC or $0500);  
MMC_VERSION_UNKNOWN = (MMC_VERSION_MMC);  


MMC/SD mode constants MMC_MODE_*
MMC_MODE_HS = (1 shl 0);  
MMC_MODE_HS_52MHz = (1 shl 1);  
MMC_MODE_4BIT = (1 shl 2);  
MMC_MODE_8BIT = (1 shl 3);  
MMC_MODE_SPI = (1 shl 4);  
MMC_MODE_HC = (1 shl 5);  
MMC_MODE_DDR_52MHz = (1 shl 6);  


MMC/SD direction constants MMC_DATA_*
MMC_DATA_READ = 1;  
MMC_DATA_WRITE = 2;  


MMC/SD bus width constants MMC_BUS_WIDTH_*
MMC_BUS_WIDTH_1 = 0;  
MMC_BUS_WIDTH_4 = 2;  
MMC_BUS_WIDTH_8 = 3;  


MMC bus speed (Hz) constants MMC_BUS_SPEED_*
MMC_BUS_SPEED_DEFAULT = 0;  
MMC_BUS_SPEED_HS26 = 26000000;  
MMC_BUS_SPEED_HS52 = 52000000;  
MMC_BUS_SPEED_DDR = 52000000;  
MMC_BUS_SPEED_HS200 = 200000000;  


MMC command constants MMC_CMD_*
From: /include/linux/mmc/mmc.h
 
Class 1
MMC_CMD_GO_IDLE_STATE = 0;  
MMC_CMD_SEND_OP_COND = 1;  
MMC_CMD_ALL_SEND_CID = 2;  
MMC_CMD_SET_RELATIVE_ADDR = 3;  
MMC_CMD_SET_DSR = 4;  
MMC_CMD_SLEEP_AWAKE = 5;  
MMC_CMD_SWITCH = 6;  
MMC_CMD_SELECT_CARD = 7;  
MMC_CMD_SEND_EXT_CSD = 8;  
MMC_CMD_SEND_CSD = 9;  
MMC_CMD_SEND_CID = 10;  
MMC_CMD_READ_DAT_UNTIL_STOP = 11;  
MMC_CMD_STOP_TRANSMISSION = 12;  
MMC_CMD_SEND_STATUS = 13;  
MMC_CMD_BUS_TEST_R = 14;  
MMC_CMD_GO_INACTIVE_STATE = 15;  
MMC_CMD_BUS_TEST_W = 19;  
MMC_CMD_SPI_READ_OCR = 58;  
MMC_CMD_SPI_CRC_ON_OFF = 59;  
 
Class 2
MMC_CMD_SET_BLOCKLEN = 16;  
MMC_CMD_READ_SINGLE_BLOCK = 17;  
MMC_CMD_READ_MULTIPLE_BLOCK = 18;  
MMC_CMD_SEND_TUNING_BLOCK = 19;  
MMC_CMD_SEND_TUNING_BLOCK_HS200 = 21;  
 
Class 3
MMC_CMD_WRITE_DAT_UNTIL_STOP = 20;  
 
Class 4
MMC_CMD_SET_BLOCK_COUNT = 23;  
MMC_CMD_WRITE_SINGLE_BLOCK = 24;  
MMC_CMD_WRITE_MULTIPLE_BLOCK = 25;  
MMC_CMD_PROGRAM_CID = 26;  
MMC_CMD_PROGRAM_CSD = 27;  
 
Class 6
MMC_CMD_SET_WRITE_PROT = 28;  
MMC_CMD_CLR_WRITE_PROT = 29;  
MMC_CMD_SEND_WRITE_PROT = 30;  
 
Class 5
MMC_CMD_ERASE_GROUP_START = 35;  
MMC_CMD_ERASE_GROUP_END = 36;  
MMC_CMD_ERASE = 38;  
 
Class 9
MMC_CMD_FAST_IO = 39;  
MMC_CMD_GO_IRQ_STATE = 40;  
 
Class 7
MMC_CMD_LOCK_UNLOCK = 42;  
 
Class 8
MMC_CMD_APP_CMD = 55;  
MMC_CMD_GEN_CMD = 56;  
MMC_CMD_RES_MAN = 62;  
 
MMC_CMD62_ARG1 = $EFAC62EC;  
MMC_CMD62_ARG2 = $00CBAEA7;  


MMC response type constants MMC_RSP_*
From: /include/linux/mmc/mmc.h
 
Native
MMC_RSP_PRESENT = (1 shl 0);  
MMC_RSP_136 = (1 shl 1); 136 bit response
MMC_RSP_CRC = (1 shl 2); Expect valid crc
MMC_RSP_BUSY = (1 shl 3); Card may send busy
MMC_RSP_OPCODE = (1 shl 4); Response contains opcode
These are the native response types, and correspond to valid bit patterns of the above flags. One additional valid pattern is all zeros, which means we don't expect a response.
MMC_RSP_NONE = (0);  
MMC_RSP_R1 = (MMC_RSP_PRESENT or MMC_RSP_CRC or MMC_RSP_OPCODE);  
MMC_RSP_R1B = (MMC_RSP_PRESENT or MMC_RSP_CRC or MMC_RSP_OPCODE or MMC_RSP_BUSY);  
MMC_RSP_R2 = (MMC_RSP_PRESENT or MMC_RSP_136 or MMC_RSP_CRC);  
MMC_RSP_R3 = (MMC_RSP_PRESENT);  
MMC_RSP_R4 = (MMC_RSP_PRESENT);  
MMC_RSP_R5 = (MMC_RSP_PRESENT or MMC_RSP_CRC or MMC_RSP_OPCODE);  
MMC_RSP_R6 = (MMC_RSP_PRESENT or MMC_RSP_CRC or MMC_RSP_OPCODE);  
MMC_RSP_R7 = (MMC_RSP_PRESENT or MMC_RSP_CRC or MMC_RSP_OPCODE);  
 
SPI
MMC_RSP_SPI_S1 = (1 shl 7); One status byte
MMC_RSP_SPI_S2 = (1 shl 8); Second byte
MMC_RSP_SPI_B4 = (1 shl 9); Four data bytes
MMC_RSP_SPI_BUSY = (1 shl 10); Card may send busy
These are the SPI response types for MMC, SD, and SDIO cards. Commands return R1, with maybe more info. Zero is an error type, callers must always provide the appropriate MMC_RSP_SPI_Rx flags.
MMC_RSP_SPI_R1 = (MMC_RSP_SPI_S1);  
MMC_RSP_SPI_R1B = (MMC_RSP_SPI_S1 or MMC_RSP_SPI_BUSY);  
MMC_RSP_SPI_R2 = (MMC_RSP_SPI_S1 or MMC_RSP_SPI_S2);  
MMC_RSP_SPI_R3 = (MMC_RSP_SPI_S1 or MMC_RSP_SPI_B4);  
MMC_RSP_SPI_R4 = (MMC_RSP_SPI_S1 or MMC_RSP_SPI_B4);  
MMC_RSP_SPI_R5 = (MMC_RSP_SPI_S1 or MMC_RSP_SPI_S2);  
MMC_RSP_SPI_R7 = (MMC_RSP_SPI_S1 or MMC_RSP_SPI_B4);  


MMC response value constants MMC_RSP_R1_*, MMC_RSP_R2_*
R1 - MMC status in R1, for native mode (SPI bits are different)
MMC_RSP_R1_OUT_OF_RANGE = (1 shl 31);  
MMC_RSP_R1_ADDRESS_ERROR = (1 shl 30);  
MMC_RSP_R1_BLOCK_LEN_ERROR = (1 shl 29);  
MMC_RSP_R1_ERASE_SEQ_ERROR = (1 shl 28);  
MMC_RSP_R1_ERASE_PARAM = (1 shl 27);  
MMC_RSP_R1_WP_VIOLATION = (1 shl 26);  
MMC_RSP_R1_CARD_IS_LOCKED = (1 shl 25);  
MMC_RSP_R1_LOCK_UNLOCK_FAILED = (1 shl 24);  
MMC_RSP_R1_COM_CRC_ERROR = (1 shl 23);  
MMC_RSP_R1_ILLEGAL_COMMAND = (1 shl 22);  
MMC_RSP_R1_CARD_ECC_FAILED = (1 shl 21);  
MMC_RSP_R1_CC_ERROR = (1 shl 20);  
MMC_RSP_R1_ERROR = (1 shl 19);  
MMC_RSP_R1_UNDERRUN = (1 shl 18);  
MMC_RSP_R1_OVERRUN = (1 shl 17);  
MMC_RSP_R1_CID_CSD_OVERWRITE = (1 shl 16);  
MMC_RSP_R1_WP_ERASE_SKIP = (1 shl 15);  
MMC_RSP_R1_CARD_ECC_DISABLED = (1 shl 14);  
MMC_RSP_R1_ERASE_RESET = (1 shl 13);  
MMC_RSP_R1_READY_FOR_DATA = (1 shl 8);  
MMC_RSP_R1_SWITCH_ERROR = (1 shl 7);  
MMC_RSP_R1_EXCEPTION_EVENT = (1 shl 6);  
MMC_RSP_R1_APP_CMD = (1 shl 5);  
MMC_RSP_R1_AKE_SEQ_ERROR = (1 shl 3);  
 
R1 SPI - MMC/SD in SPI mode reports R1 status always, and R2 for SEND_STATUS. R1 is the low order byte, R2 is the next highest byte, when present.
MMC_RSP_R1_SPI_IDLE = (1 shl 0);  
MMC_RSP_R1_SPI_ERASE_RESET = (1 shl 1);  
MMC_RSP_R1_SPI_ILLEGAL_COMMAND = (1 shl 2);  
MMC_RSP_R1_SPI_COM_CRC = (1 shl 3);  
MMC_RSP_R1_SPI_ERASE_SEQ = (1 shl 4);  
MMC_RSP_R1_SPI_ADDRESS = (1 shl 5);  
MMC_RSP_R1_SPI_PARAMETER = (1 shl 6);  
R1 bit 7 is always zero
 
R2 SPI - See above
MMC_RSP_R2_SPI_CARD_LOCKED = (1 shl 8);  
MMC_RSP_R2_SPI_WP_ERASE_SKIP = (1 shl 9); Or lock/unlock fail
MMC_RSP_R2_SPI_LOCK_UNLOCK_FAIL = MMC_RSP_R2_SPI_WP_ERASE_SKIP;  
MMC_RSP_R2_SPI_ERROR = (1 shl 10);  
MMC_RSP_R2_SPI_CC_ERROR = (1 shl 11);  
MMC_RSP_R2_SPI_CARD_ECC_ERROR = (1 shl 12);  
MMC_RSP_R2_SPI_WP_VIOLATION = (1 shl 13);  
MMC_RSP_R2_SPI_ERASE_PARAM = (1 shl 14);  
MMC_RSP_R2_SPI_OUT_OF_RANGE = (1 shl 15); Or CSD overwrite
MMC_RSP_R2_SPI_CSD_OVERWRITE = MMC_RSP_R2_SPI_OUT_OF_RANGE;  


MMC operation condition register (OCR) value constants MMC_OCR_*
See: Section 5.1 of SD Physical Layer Simplified Specification V4.10
 
MMC_OCR_BUSY = $80000000; Busy Status - 0 = Initializing / 1 = Initialization Complete
MMC_OCR_HCS = $40000000; Card Capacity Status - 0 = SDSC / 1 = SDHC or SDXC
MMC_OCR_UHS_II = $20000000; UHS-II Card Status - 0 = Non UHS-II Card / 1 = UHS-II Card
MMC_OCR_S18A = $01000000; Switching to 1.8V Accepted - 0 = Continue current voltage signaling / 1 = Ready for switching signal voltage
MMC_OCR_VOLTAGE_MASK = $007FFF80;  
MMC_OCR_ACCESS_MODE = $60000000;  


MMC card status register (CSR) value constants MMC_CARD_STATUS_*
See: Section 4.10.1 of SD Physical Layer Simplified Specification Version 4.10
Note: These map to the Native mode R1 response values
 
MMC_CARD_STATUS_MASK = not($0206BF7F);  
MMC_CARD_STATUS_ERROR = (1 shl 19);  
MMC_CARD_STATUS_CURRENT_STATE = ($0F shl 9); See MMC_CURRENT_STATE_ definitions below
MMC_CARD_STATUS_READY_FOR_DATA = (1 shl 8);  
MMC_CARD_STATUS_SWITCH_ERROR = (1 shl 7);  


MMC current state value constants MMC_CURRENT_STATE_*
From Card Status Register or R1 Response
 
MMC_CURRENT_STATE_IDLE = (0 shl 9);  
MMC_CURRENT_STATE_READY = (1 shl 9);  
MMC_CURRENT_STATE_IDENT = (2 shl 9);  
MMC_CURRENT_STATE_STBY = (3 shl 9);  
MMC_CURRENT_STATE_TRAN = (4 shl 9);  
MMC_CURRENT_STATE_DATA = (5 shl 9);  
MMC_CURRENT_STATE_RCV = (6 shl 9);  
MMC_CURRENT_STATE_PRG = (7 shl 9);  
MMC_CURRENT_STATE_DIS = (8 shl 9);  


MMC card identification data (CID) value constants MMC_CID_*
See: Section 5.2 of SD Physical Layer Simplified Specification Version 4.10
 
MMC CID Fields
MMC_CID_MID = 1; Manufacturer ID
MMC_CID_OID = 2; OEM/Application ID
MMC_CID_PNM0 = 3; Product name (Byte 0)
MMC_CID_PNM1 = 4; Product name (Byte 1)
MMC_CID_PNM2 = 5; Product name (Byte 2)
MMC_CID_PNM3 = 6; Product name (Byte 3)
MMC_CID_PNM4 = 7; Product name (Byte 4)
MMC_CID_PNM5 = 8; Product name (Byte 5)
MMC_CID_PNM6 = 9; Product name (Byte 6)
MMC_CID_PRV = 10; Product revision
MMC_CID_HRV = 11; Hardware revision
MMC_CID_FRV = 12; Firmware revision
MMC_CID_PSN = 13; Product serial number
MMC_CID_MDT_YEAR = 14; Manufacturing year
MMC_CID_MDT_MONTH = 15; Manufacturing month
MMC_CID_CRC = 16; CRC


MMC card specific data (CSD) value constants MMC_CSD_*
See: Section 5.3 of SD Physical Layer Simplified Specification Version 4.10
 
MMC CSD Fields
MMC_CSD_STRUCTURE = 1;  
MMC_CSD_SPECVER = 2; MMC/eMMC Only
MMC_CSD_TAAC_UNIT = 3;  
MMC_CSD_TAAC_VALUE = 4;  
MMC_CSD_NSAC = 5;  
MMC_CSD_TRAN_SPEED_UNIT = 6;  
MMC_CSD_TRAN_SPEED_VALUE = 37;  
MMC_CSD_CCC = 7;  
MMC_CSD_READ_BL_LEN = 8;  
MMC_CSD_READ_BL_PARTIAL = 9;  
MMC_CSD_WRITE_BLK_MISALIGN = 10;  
MMC_CSD_READ_BLK_MISALIGN = 11;  
MMC_CSD_DSR_IMP = 12;  
MMC_CSD_C_SIZE = 13;  
MMC_CSD_VDD_R_CURR_MIN = 14;  
MMC_CSD_VDD_R_CURR_MAX = 15;  
MMC_CSD_VDD_W_CURR_MIN = 16;  
MMC_CSD_VDD_W_CURR_MAX = 17;  
MMC_CSD_C_SIZE_MULT = 18;  
MMC_CSD_ERASE_BLK_EN = 19; SD Specification
MMC_CSD_SECTOR_SIZE = 20; MMC/eMMC Specification / SD Specification
MMC_CSD_ERASE_GRP_SIZE = 21; MMC/eMMC Specification
MMC_CSD_ERASE_GRP_MULT = 22; MMC/eMMC Specification
MMC_CSD_WP_GRP_SIZE = 23;  
MMC_CSD_WP_GRP_ENABLE = 24;  
MMC_CSD_DEFAULT_ECC = 25; MMC/eMMC Only
MMC_CSD_R2W_FACTOR = 26;  
MMC_CSD_WRITE_BL_LEN = 27;  
MMC_CSD_WRITE_BL_PARTIAL = 28;  
MMC_CSD_CONTENT_PROT_APP = 29; MMC/eMMC Only
MMC_CSD_FILE_FORMAT_GRP = 30;  
MMC_CSD_COPY = 31;  
MMC_CSD_PERM_WRITE_PROTECT = 32;  
MMC_CSD_TMP_WRITE_PROTECT = 33;  
MMC_CSD_FILE_FORMAT = 34;  
MMC_CSD_ECC = 35; MMC/eMMC Only
MMC_CSD_CRC = 36;  


MMC CSD structure value constants MMC_CSD_STRUCT_*
MMC_CSD_STRUCT_VER_1_0 = 0; Valid for system specification 1.0 - 1.2
MMC_CSD_STRUCT_VER_1_1 = 1; Valid for system specification 1.4 - 2.2
MMC_CSD_STRUCT_VER_1_2 = 2; Valid for system specification 3.1 - 3.2 - 3.31 - 4.0 - 4.1
MMC_CSD_STRUCT_EXT_CSD = 3; Version is coded in CSD_STRUCTURE in EXT_CSD


MMC CSD spec version value constants MMC_CSD_SPEC_VER_*
MMC_CSD_SPEC_VER_0 = 0; Implements system specification 1.0 - 1.2
MMC_CSD_SPEC_VER_1 = 1; Implements system specification 1.4
MMC_CSD_SPEC_VER_2 = 2; Implements system specification 2.0 - 2.2
MMC_CSD_SPEC_VER_3 = 3; Implements system specification 3.1 - 3.2 - 3.31
MMC_CSD_SPEC_VER_4 = 4; Implements system specification 4.0 - 4.1


MMC CSD TAAC time unit constants MMC_CSD_TAAC_UNITS*
MMC_CSD_TAAC_UNITS:array[0..7] of LongWord = (
1,  
10,  
100,  
1000,  
10000,  
100000,  
1000000,  
10000000);  


MMC CSD TAAC time value constants MMC_CSD_TAAC_VALUES*
MMC_CSD_TAAC_VALUES:array[0..15] of LongWord = (
0,  
10,  
12,  
13,  
15,  
20,  
25,  
30,  
35,  
40,  
45,  
50,  
55,  
60,  
70,  
80);  


MMC CSD card command class (CCC) value constants MMC_CCC_*
See: Table 4-21 (Page 68) of SD Physical Layer Simplified Specification V4.10
 
MMC_CCC_BASIC = (1 shl 0); (Class 0) Basic protocol functions (CMD0,1,2,3,4,7,9,10,12,13,15) (and for SPI, CMD58,59)
MMC_CCC_STREAM_READ = (1 shl 1); (Class 1) Stream read commands (CMD11)
MMC_CCC_BLOCK_READ = (1 shl 2); (Class 2) Block read commands (CMD16,17,18)
MMC_CCC_STREAM_WRITE = (1 shl 3); (Class 3) Stream write commands (CMD20)
MMC_CCC_BLOCK_WRITE = (1 shl 4); (Class 4) Block write commands (CMD16,24,25,26,27)
MMC_CCC_ERASE = (1 shl 5); (Class 5) Ability to erase blocks (CMD32,33,34,35,36,37,38,39)
MMC_CCC_WRITE_PROT = (1 shl 6); (Class 6) Ability to write protect blocks (CMD28,29,30)
MMC_CCC_LOCK_CARD = (1 shl 7); (Class 7) Ability to lock down card (CMD16,CMD42)
MMC_CCC_APP_SPEC = (1 shl 8); (Class 8) Application specific (CMD55,56,57,ACMD*)
MMC_CCC_IO_MODE = (1 shl 9); (Class 9) I/O mode (CMD5,39,40,52,53)
MMC_CCC_SWITCH = (1 shl 10); (Class 10) High speed switch (CMD6,34,35,36,37,50)
MMC_CCC_EXTENSION = (1 shl 11); (Class 11) Extension (CMD?)


MMC CSD transfer speed rate unit constants MMC_CSD_TRAN_SPEED_UNITS*
MMC_CSD_TRAN_SPEED_UNITS:array[0..7] of LongWord = (
10000,  
100000,  
1000000,  
10000000,  
0,  
0,  
0,  
0);  


MMC CSD transfer speed time value constants MMC_CSD_TRAN_SPEED_VALUES*
MMC_CSD_TRAN_SPEED_VALUES:array[0..15] of LongWord = (
0,  
10,  
12,  
13,  
15,  
20,  
25,  
30,  
35,  
40,  
45,  
50,  
55,  
60,  
70,  
80);  
 
SECURE_ERASE = $80000000; Used by MMC_CMD_ERASE


MMC voltage value constants MMC_VDD_*
MMC_VDD_165_195 = $00000080; VDD voltage 1.65 - 1.95
MMC_VDD_20_21 = $00000100; VDD voltage 2.0 ~ 2.1
MMC_VDD_21_22 = $00000200; VDD voltage 2.1 ~ 2.2
MMC_VDD_22_23 = $00000400; VDD voltage 2.2 ~ 2.3
MMC_VDD_23_24 = $00000800; VDD voltage 2.3 ~ 2.4
MMC_VDD_24_25 = $00001000; VDD voltage 2.4 ~ 2.5
MMC_VDD_25_26 = $00002000; VDD voltage 2.5 ~ 2.6
MMC_VDD_26_27 = $00004000; VDD voltage 2.6 ~ 2.7
MMC_VDD_27_28 = $00008000; VDD voltage 2.7 ~ 2.8
MMC_VDD_28_29 = $00010000; VDD voltage 2.8 ~ 2.9
MMC_VDD_29_30 = $00020000; VDD voltage 2.9 ~ 3.0
MMC_VDD_30_31 = $00040000; VDD voltage 3.0 ~ 3.1
MMC_VDD_31_32 = $00080000; VDD voltage 3.1 ~ 3.2
MMC_VDD_32_33 = $00100000; VDD voltage 3.2 ~ 3.3
MMC_VDD_33_34 = $00200000; VDD voltage 3.3 ~ 3.4
MMC_VDD_34_35 = $00400000; VDD voltage 3.4 ~ 3.5
MMC_VDD_35_36 = $00800000; VDD voltage 3.5 ~ 3.6


MMC switch mode value constants MMC_SWITCH_MODE_*
MMC_SWITCH_MODE_CMD_SET = $00; Change the command set
MMC_SWITCH_MODE_SET_BITS = $01; Set bits in EXT_CSD byte addressed by index which are 1 in value field
MMC_SWITCH_MODE_CLEAR_BITS = $02; Clear bits in EXT_CSD byte addressed by index, which are 1 in value field
MMC_SWITCH_MODE_WRITE_BYTE = $03; Set target byte to value


MMC EXT_CSD field constants EXT_CSD_*
EXT_CSD_ENH_START_ADDR = 136; R/W
EXT_CSD_ENH_SIZE_MULT = 140; R/W
EXT_CSD_GP_SIZE_MULT = 143; R/W
EXT_CSD_PARTITION_SETTING = 155; R/W
EXT_CSD_PARTITIONS_ATTRIBUTE = 156; R/W
EXT_CSD_MAX_ENH_SIZE_MULT = 157; R
EXT_CSD_PARTITIONING_SUPPORT = 160; RO
EXT_CSD_RST_N_FUNCTION = 162; R/W
EXT_CSD_WR_REL_PARAM = 166; R
EXT_CSD_WR_REL_SET = 167; R/W
EXT_CSD_RPMB_MULT = 168; RO
EXT_CSD_ERASE_GROUP_DEF = 175; R/W
EXT_CSD_BOOT_BUS_WIDTH = 177;  
EXT_CSD_PART_CONF = 179; R/W
EXT_CSD_BUS_WIDTH = 183; R/W
EXT_CSD_HS_TIMING = 185; R/W
EXT_CSD_REV = 192; RO
EXT_CSD_CARD_TYPE = 196; RO
EXT_CSD_SEC_CNT = 212; RO, 4 bytes
EXT_CSD_HC_WP_GRP_SIZE = 221; RO
EXT_CSD_HC_ERASE_GRP_SIZE = 224; RO
EXT_CSD_BOOT_MULT = 226; RO


MMC EXT_CSD field definition constants EXT_CSD_*
EXT_CSD_CMD_SET_NORMAL = (1 shl 0);  
EXT_CSD_CMD_SET_SECURE = (1 shl 1);  
EXT_CSD_CMD_SET_CPSECURE = (1 shl 2);  
 
EXT_CSD_CARD_TYPE_26 = (1 shl 0); Card can run at 26MHz
EXT_CSD_CARD_TYPE_52 = (1 shl 1); Card can run at 52MHz
EXT_CSD_CARD_TYPE_DDR_1_8V = (1 shl 2);  
EXT_CSD_CARD_TYPE_DDR_1_2V = (1 shl 3);  
EXT_CSD_CARD_TYPE_DDR_52 = (EXT_CSD_CARD_TYPE_DDR_1_8V or EXT_CSD_CARD_TYPE_DDR_1_2V);  
 
EXT_CSD_BUS_WIDTH_1 = 0; Card is in 1 bit mode
EXT_CSD_BUS_WIDTH_4 = 1; Card is in 4 bit mode
EXT_CSD_BUS_WIDTH_8 = 2; Card is in 8 bit mode
EXT_CSD_DDR_BUS_WIDTH_4 = 5; Card is in 4 bit DDR mode
EXT_CSD_DDR_BUS_WIDTH_8 = 6; Card is in 8 bit DDR mode
 
EXT_CSD_BOOT_ACK_ENABLE = (1 shl 6);  
EXT_CSD_BOOT_PARTITION_ENABLE = (1 shl 3);  
EXT_CSD_PARTITION_ACCESS_ENABLE = (1 shl 0);  
EXT_CSD_PARTITION_ACCESS_DISABLE = (0 shl 0);  
 
EXT_CSD_PARTITION_SETTING_COMPLETED = (1 shl 0);  
 
EXT_CSD_ENH_USR = (1 shl 0); user data area is enhanced
 
EXT_CSD_HS_CTRL_REL = (1 shl 0); host controlled WR_REL_SET
 
EXT_CSD_WR_DATA_REL_USR = (1 shl 0); user data area WR_REL


MMC Misc constants MMCPART_*, MMC_MAX_*
MMCPART_NOAVAILABLE = ($ff);  
PART_ACCESS_MASK = ($07);  
PART_SUPPORT = ($01);  
ENHNCD_SUPPORT = ($02);  
PART_ENH_ATTRIB = ($1f);  
 
Maximum block size for MMC
MMC_MAX_BLOCK_LEN = 512;  
 
Maximum block count for MMC
MMC_MAX_BLOCK_COUNT = 65535;  
 
The number of MMC physical partitions. These consist of: boot partitions (2), general purpose partitions (4) in MMC v4.4.
MMC_NUM_BOOT_PARTITION = 2;  
MMC_PART_RPMB = 3; RPMB partition number


MMC logging constants MMC_LOG_*
MMC_LOG_LEVEL_DEBUG = LOG_LEVEL_DEBUG; MMC debugging messages
MMC_LOG_LEVEL_INFO = LOG_LEVEL_INFO; MMC informational messages, such as a device being attached or detached
MMC_LOG_LEVEL_ERROR = LOG_LEVEL_ERROR; MMC error messages
MMC_LOG_LEVEL_NONE = LOG_LEVEL_NONE; No MMC messages


SD specific constants SD_*
SD_DEFAULT_BLOCKSIZE = 512;  
SD_DEFAULT_BLOCKSHIFT = 9;  


SD bus width constants SD_BUS_WIDTH_*
SD_BUS_WIDTH_1 = 0;  
SD_BUS_WIDTH_4 = 2;  


SD bus speed (Hz) constants SD_BUS_SPEED_*
SD_BUS_SPEED_DEFAULT = 25000000;  
SD_BUS_SPEED_HS = 50000000;  
SD_BUS_SPEED_UHS_SDR12 = 25000000;  
SD_BUS_SPEED_UHS_SDR25 = 50000000;  
SD_BUS_SPEED_UHS_DDR50 = 50000000;  
SD_BUS_SPEED_UHS_SDR50 = 100000000;  
SD_BUS_SPEED_UHS_SDR104 = 208000000;  


SD command constants SD_CMD_*
From: /include/linux/mmc/sd.h
 
Class 0
SD_CMD_SEND_RELATIVE_ADDR = 3;  
SD_CMD_SEND_IF_COND = 8;  
SD_CMD_SWITCH_VOLTAGE = 11;  
 
Class 10
SD_CMD_SWITCH = 6; See: 4.3.10 Switch Function Command
 
Class 5
SD_CMD_ERASE_WR_BLK_START = 32;  
SD_CMD_ERASE_WR_BLK_END = 33;  
 
Application commands
SD_CMD_APP_SET_BUS_WIDTH = 6;  
SD_CMD_APP_SD_STATUS = 13;  
SD_CMD_APP_SEND_NUM_WR_BLKS = 22;  
SD_CMD_APP_SEND_OP_COND = 41;  
SD_CMD_APP_SEND_SCR = 51;  
 
SD_CMD_SWITCH argument format:
[31] Check (0) or switch (1)  
[30:24] Reserved (0)  
[23:20] Function group 6  
[19:16] Function group 5  
[15:12] Function group 4  
[11:8] Function group 3  
[7:4] Function group 2  
[3:0] Function group 1  


SD switch mode value constants SD_SWITCH_MODE_*
SD_SWITCH_MODE_CHECK = 0;  
SD_SWITCH_MODE_SWITCH = 1;  


SD switch function group constants SD_SWITCH_FUNCTION_GROUP_*
SD_SWITCH_FUNCTION_GROUP_ACCESS = 0; Access Mode
SD_SWITCH_FUNCTION_GROUP_COMMAND = 1; Command System
SD_SWITCH_FUNCTION_GROUP_DRIVER = 2; Driver Strength
SD_SWITCH_FUNCTION_GROUP_POWER = 3; Power Limit


SD switch access mode constants SD_SWITCH_ACCESS_MODE_*
SD_SWITCH_ACCESS_MODE_DEF = 0; Default SDR12
SD_SWITCH_ACCESS_MODE_HS = 1; High Speed SDR25
SD_SWITCH_ACCESS_MODE_SDR50 = 2; SDR50 (1.8V only)
SD_SWITCH_ACCESS_MODE_SDR104 = 3; SDR104 (1.8V only)
SD_SWITCH_ACCESS_MODE_DDR50 = 4; DDR50 (1.8V only)


SD switch command system constants SD_SWITCH_COMMAND_SYSTEM_*
SD_SWITCH_COMMAND_SYSTEM_DEF = 0; Default
SD_SWITCH_COMMAND_SYSTEM_EC = 1; For eC
SD_SWITCH_COMMAND_SYSTEM_OTP = 3; OTP
SD_SWITCH_COMMAND_SYSTEM_ASSD = 4; ASSD


SD switch driver strength constants SD_SWITCH_DRIVER_STRENGTH_*
SD_SWITCH_DRIVER_STRENGTH_DEF = 0; Default Type B
SD_SWITCH_DRIVER_STRENGTH_TYPE_A = 1; Type A
SD_SWITCH_DRIVER_STRENGTH_TYPE_C = 2; Type C
SD_SWITCH_DRIVER_STRENGTH_TYPE_D = 3; Type D


SD switch power limit constants SD_SWITCH_POWER_LIMIT_*
SD_SWITCH_POWER_LIMIT_DEF = 0; Default 0.72W
SD_SWITCH_POWER_LIMIT_144 = 1; 1.44W
SD_SWITCH_POWER_LIMIT_216 = 2; 2.16W (Embedded only)
SD_SWITCH_POWER_LIMIT_216 = 2; 2.16W (Embedded only)
SD_SWITCH_POWER_LIMIT_288 = 3; 2.88W (Embedded only)
SD_SWITCH_POWER_LIMIT_180 = 4; 1.80W


SD send interface condition value constants SD_SEND_IF_COND_*
SD_SEND_IF_COND_CHECK_PATTERN = $AA;  
SD_SEND_IF_COND_VOLTAGE_MASK = $00FF8000; MMC_VDD_27_28, MMC_VDD_28_29, MMC_VDD_29_30, MMC_VDD_30_31, MMC_VDD_31_32, MMC_VDD_32_33, MMC_VDD_33_34, MMC_VDD_34_35, MMC_VDD_35_36
 
SD_CMD_SEND_IF_COND argument format:
[31:12] Reserved (0)  
[11:8] Host Voltage Supply Flags  
[7:0] Check Pattern (0xAA)  


SD send operation condition value constants SD_SEND_OP_COND_*
SD_SEND_OP_COND_VOLTAGE_MASK = $00FF8000; MMC_VDD_27_28, MMC_VDD_28_29, MMC_VDD_29_30, MMC_VDD_30_31, MMC_VDD_31_32, MMC_VDD_32_33, MMC_VDD_33_34, MMC_VDD_34_35, MMC_VDD_35_36


SD operation condition register value constants SD_OCR_*
See: Section 5.1 of SD Physical Layer Simplified Specification V4.10
 
SD_OCR_CCS = $40000000; Card Capacity Status - 0 = SDSC / 1 = SDHC or SDXC
SD_OCR_CCS = $40000000; Card Capacity Status - 0 = SDSC / 1 = SDHC or SDXC
SD_OCR_UHS_II = $20000000; UHS-II Card Status - 0 = Non UHS-II Card / 1 = UHS-II Card
SD_OCR_XPC = $10000000; SDXC Power Control
SD_OCR_S18A = $01000000; 1.8V Switching Accepted


SD CSD structure value constants SD_CSD_STRUCT_*
SD_CSD_STRUCT_VER_1_0 = 0; Standard Capacity
SD_CSD_STRUCT_VER_2_0 = 1; High Capacity and Extended Capacity


SD SD status register (SSR) value constants SD_SSR_*
See: Section 4.10.2 of SD Physical Layer Simplified Specification Version 4.10
 
SD SSR Fields
SD_SSR_DAT_BUS_WIDTH = 1;  
SD_SSR_SECURED_MODE = 2;  
SD_SSR_SD_CARD_TYPE = 3;  
SD_SSR_SIZE_OF_PROTECTED_AREA = 4;  
SD_SSR_SPEED_CLASS = 5;  
SD_SSR_PERFORMANCE_MOVE = 6;  
SD_SSR_AU_SIZE = 7;  
SD_SSR_ERASE_SIZE = 8;  
SD_SSR_ERASE_TIMEOUT = 9;  
SD_SSR_ERASE_OFFSET = 10;  
SD_SSR_UHS_SPEED_GRADE = 11;  
SD_SSR_UHS_AU_SIZE = 12;  


SD SSR bus width value constants SD_SSR_BUS_WIDTH_*
SD_SSR_BUS_WIDTH_1 = 0; 1 (default)
SD_SSR_BUS_WIDTH_4 = 2; 4 bit width


SD SSR card type value constants SD_SSR_CARD_TYPE_*
SD_SSR_CARD_TYPE_RW = $0000; Regular SD RD/WR Card
SD_SSR_CARD_TYPE_ROM = $0001; SD ROM Card
SD_SSR_CARD_TYPE_OTP = $0002; OTP


SD SSR speed class value constants SD_SSR_SPEED_CLASS_*
SD_SSR_SPEED_CLASS_0 = $00; Class 0
SD_SSR_SPEED_CLASS_2 = $01; Class 2
SD_SSR_SPEED_CLASS_4 = $02; Class 4
SD_SSR_SPEED_CLASS_6 = $03; Class 6
SD_SSR_SPEED_CLASS_10 = $04; Class 10


SD SSR AU size value constants SD_SSR_AU_SIZE_*
SD_SSR_AU_SIZE_VALUES:array[0..15] of LongWord = (
0, Not Defined
$00004000, 16 KB
$00008000, 32 KB
$00010000, 64 KB
$00020000, 128 KB
$00040000, 256 KB
$00080000, 512 KB
$00100000, 1 MB
$00200000, 2 MB
$00400000, 4 MB
$00800000, 8 MB
$00800000 + $00400000, 12 MB
$01000000, 16 MB
$01000000 + $00800000, 24 MB
$02000000, 32 MB
$04000000); 64 MB


SD SSR UHS speed grade value constants SD_SSR_UHS_SPEED_*
SD_SSR_UHS_SPEED_GRADE_0 = 0; Less than 10MB/sec
SD_SSR_UHS_SPEED_GRADE_1 = 1; 10MB/sec and above


SD SSR UHS AU size value constants SD_SSR_UHS_AU_SIZE_*
SD_SSR_UHS_AU_SIZE_VALUES:array[0..15] of LongWord = (
0, Not Defined
0, Not Used
0, Not Used
0, Not Used
0, Not Used
0, Not Used
0, Not Used
$00100000, 1 MB
$00200000, 2 MB
$00400000, 4 MB
$00800000, 8 MB
$00800000 + $00400000, 12 MB
$01000000, 16 MB
$01000000 + $00800000, 24 MB
$02000000, 32 MB
$04000000); 64 MB


SD switch status value constants SD_SWITCH_*
See: Section 4.3.10 of SD Physical Layer Simplified Specification Version 4.10
 
SD Switch Fields
SD_SWITCH_MAXIMUM_CURRENT = 1;  
SD_SWITCH_GROUP6_SUPPORT = 2;  
SD_SWITCH_GROUP5_SUPPORT = 3;  
SD_SWITCH_GROUP4_SUPPORT = 4;  
SD_SWITCH_GROUP3_SUPPORT = 5;  
SD_SWITCH_GROUP2_SUPPORT = 6;  
SD_SWITCH_GROUP1_SUPPORT = 7;  
SD_SWITCH_GROUP6_SELECTION = 8;  
SD_SWITCH_GROUP5_SELECTION = 9;  
SD_SWITCH_GROUP4_SELECTION = 10;  
SD_SWITCH_GROUP3_SELECTION = 11;  
SD_SWITCH_GROUP2_SELECTION = 12;  
SD_SWITCH_GROUP1_SELECTION = 13;  
SD_SWITCH_STRUCT_VERSION = 14;  
SD_SWITCH_GROUP6_BUSY_STATUS = 15;  
SD_SWITCH_GROUP5_BUSY_STATUS = 16;  
SD_SWITCH_GROUP4_BUSY_STATUS = 17;  
SD_SWITCH_GROUP3_BUSY_STATUS = 18;  
SD_SWITCH_GROUP2_BUSY_STATUS = 19;  
SD_SWITCH_GROUP1_BUSY_STATUS = 20;  
 
SD Switch Access Mode (Bus Speed) Support (Group 1)
SD_SWITCH_GROUP1_SDR12 = (1 shl 0);  
SD_SWITCH_GROUP1_HS = (1 shl 1);  
SD_SWITCH_GROUP1_SDR25 = (1 shl 1);  
SD_SWITCH_GROUP1_SDR50 = (1 shl 2);  
SD_SWITCH_GROUP1_SDR104 = (1 shl 3);  
SD_SWITCH_GROUP1_DDR50 = (1 shl 4);  
 
SD Switch Driver Strength Support (Group 3)
SD_SWITCH_GROUP3_TYPE_B = (1 shl 0);  
SD_SWITCH_GROUP3_TYPE_A = (1 shl 1);  
SD_SWITCH_GROUP3_TYPE_C = (1 shl 2);  
SD_SWITCH_GROUP3_TYPE_D = (1 shl 3);  
 
SD Switch Structure Versions
SD_SWITCH_STRUCT_VER_0 = 0; Bits 511:376 are defined (SD_SWITCH_MAXIMUM_CURRENT to SD_SWITCH_GROUP1_SELECTION)
SD_SWITCH_STRUCT_VER_1 = 1; Bits 511:272 are defined (SD_SWITCH_MAXIMUM_CURRENT to SD_SWITCH_GROUP1_BUSY_STATUS


SD SD configuration register (SCR) value constants SD_SCR_*
See: Section 5.6 of SD Physical Layer Simplified Specification Version 4.10
 
SD SCR Fields
SD_SCR_STRUCTURE = 1;  
SD_SCR_SD_SPEC = 2;  
SD_SCR_DATA_STAT_AFTER_ERASE = 3;  
SD_SCR_SD_SECURITY = 4;  
SD_SCR_SD_BUS_WIDTHS = 5;  
SD_SCR_SD_SPEC3 = 6;  
SD_SCR_EX_SECURITY = 7;  
SD_SCR_SD_SPEC4 = 8;  
SD_SCR_CMD_SUPPORT = 9;  


SD SCR structure value constants SD_SCR_STRUCT_*
SD_SCR_STRUCT_VER_1_0 = 0; Valid for system specification 1.01 - 4.0


SD SCR Spec version value constants SD_SCR_SPEC_VER_*
SD_SCR_SPEC_VER_0 = 0; Implements system specification 1.0 - 1.01
SD_SCR_SPEC_VER_1 = 1; Implements system specification 1.10
SD_SCR_SPEC_VER_2 = 2; Implements system specification 2.00-4.0X


SD SCR security value constants SD_SCR_SECURITY_*
SD_SCR_SECURITY_VER_0 = 0; No Security
SD_SCR_SECURITY_VER_2 = 2; SDSC Card (Security Version 1.01)
SD_SCR_SECURITY_VER_3 = 3; SDHC Card (Security Version 2.00)
SD_SCR_SECURITY_VER_4 = 4; SDXC Card (Security Version 3.xx)


SD SCR bus width value constants SD_SCR_BUS_WIDTH_*
SD_SCR_BUS_WIDTH_1 = (1 shl 0); 1 bit (DAT0)
SD_SCR_BUS_WIDTH_4 = (1 shl 2); {4 bit (DAT0-3)} 4 bit (DAT0-3)


SD SCR extended security value constants SD_SCR_EX_SECURITY_*
SD_SCR_EX_SECURITY_VER_0 = 0; Extended Security is not supported


SD SCR command support value constants SD_SCR_*_SUPPORT
SD_SCR_CMD20_SUPPORT = (1 shl 0); Mandatory for SDXC card
SD_SCR_CMD23_SUPPORT = (1 shl 1); Mandatory for UHS104 card
SD_SCR_CMD48_49_SUPPORT = (1 shl 2); Optional
SD_SCR_CMD58_59_SUPPORT = (1 shl 3); Optional (If CMD58/59 is supported, CMD48/49 shall be supported)


SDIO command constants SDIO_CMD_*
From: /include/linux/mmc/sdio.h
 
SDIO_CMD_SEND_OP_COND = 5;  
SDIO_CMD_RW_DIRECT = 52;  
SDIO_CMD_RW_EXTENDED = 53;  
 
SDIO_CMD_RW_DIRECT argument format:
[31] R/W flag  
[30:28] Function number  
[27] RAW flag  
[25:9] Register address  
[7:0] Data  
 
SDIO_CMD_RW_EXTENDED argument format:
[31] R/W flag  
[30:28] Function number  
[27] Block mode  
[26] Increment address  
[25:9] Register address  
[8:0] Byte/block count  


SDIO response value constants SDIO_RSP_*
From: /include/linux/mmc/sdio.h
 
R4
SDIO_RSP_R4_18V_PRESENT = (1 shl 24);  
SDIO_RSP_R4_MEMORY_PRESENT = (1 shl 27);  
 
R5
SDIO_RSP_R5_COM_CRC_ERROR = (1 shl 15);  
SDIO_RSP_R5_ILLEGAL_COMMAND = (1 shl 14);  
SDIO_RSP_R5_ERROR = (1 shl 11);  
SDIO_RSP_R5_FUNCTION_NUMBER = (1 shl 9);  
SDIO_RSP_R5_OUT_OF_RANGE = (1 shl 8);  


SDIO card common control registers (CCCR) constants SDIO_CCCR_*
SDIO_CCCR_CCCR = $00;  
SDIO_CCCR_SD = $01;  
SDIO_CCCR_IOEx = $02;  
SDIO_CCCR_IORx = $03;  
SDIO_CCCR_IENx = $04; Function/Master Interrupt Enable
SDIO_CCCR_INTx = $05; Function Interrupt Pending
SDIO_CCCR_ABORT = $06; function abort/card reset
SDIO_CCCR_IF = $07; bus interface controls
SDIO_CCCR_CAPS = $08;  
SDIO_CCCR_CIS = $09; common CIS pointer (3 bytes)
Following 4 regs are valid only if SBS is set
SDIO_CCCR_SUSPEND = $0c;  
SDIO_CCCR_SELx = $0d;  
SDIO_CCCR_EXECx = $0e;  
SDIO_CCCR_READYx = $0f;  
SDIO_CCCR_BLKSIZE = $10;  
SDIO_CCCR_POWER = $12;  
SDIO_CCCR_SPEED = $13;  
SDIO_CCCR_UHS = $14;  
SDIO_CCCR_DRIVE_STRENGTH = $15;  


SDIO revision constants SDIO_*_REV_*
SDIO CCCR Register values
SDIO_CCCR_REV_1_00 = 0; CCCR/FBR Version 1.00
SDIO_CCCR_REV_1_10 = 1; CCCR/FBR Version 1.10
SDIO_CCCR_REV_1_20 = 2; CCCR/FBR Version 1.20
SDIO_CCCR_REV_3_00 = 3; CCCR/FBR Version 3.00
 
SDIO_SDIO_REV_1_00 = 0; SDIO Spec Version 1.00
SDIO_SDIO_REV_1_10 = 1; SDIO Spec Version 1.10
SDIO_SDIO_REV_1_20 = 2; SDIO Spec Version 1.20
SDIO_SDIO_REV_2_00 = 3; SDIO Spec Version 2.00
SDIO_SDIO_REV_3_00 = 4; SDIO Spec Version 3.00
 
SDIO CCCR SD Register values
SDIO_SD_REV_1_01 = 0; SD Physical Spec Version 1.01
SDIO_SD_REV_1_10 = 1; SD Physical Spec Version 1.10
SDIO_SD_REV_2_00 = 2; SD Physical Spec Version 2.00
SDIO_SD_REV_3_00 = 3; SD Physical Spev Version 3.00


SDIO bus width constants SDIO_BUS_*
SDIO CCCR IF Register values
SDIO_BUS_WIDTH_MASK = $03; data bus width setting
SDIO_BUS_WIDTH_1BIT = $00;  
SDIO_BUS_WIDTH_RESERVED = $01;  
SDIO_BUS_WIDTH_4BIT = $02;  
SDIO_BUS_ECSI = $20; Enable continuous SPI interrupt
SDIO_BUS_SCSI = $40; Support continuous SPI interrupt
 
SDIO_BUS_ASYNC_INT = $20;  
 
SDIO_BUS_CD_DISABLE = $80; disable pull-up on DAT3 (pin 1)


SDIO CCCR caps register value constants SDIO_CCCR_CAP_*
SDIO_CCCR_CAP_SDC = $01; can do CMD52 while data transfer
SDIO_CCCR_CAP_SMB = $02; can do multi-block xfers (CMD53)
SDIO_CCCR_CAP_SRW = $04; supports read-wait protocol
SDIO_CCCR_CAP_SBS = $08; supports suspend/resume
SDIO_CCCR_CAP_S4MI = $10; interrupt during 4-bit CMD53
SDIO_CCCR_CAP_E4MI = $20; enable ints during 4-bit CMD53
SDIO_CCCR_CAP_LSC = $40; low speed card
SDIO_CCCR_CAP_4BLS = $80; 4 bit low speed card


SDIO CCCR power register value constants SDIO_POWER_*
SDIO_POWER_SMPC = $01; Supports Master Power Control
SDIO_POWER_EMPC = $02; Enable Master Power Control


SDIO CCCR speed register value constants SDIO_SPEED_*
SDIO_SPEED_SHS = $01; Supports High-Speed mode
SDIO_SPEED_BSS_SHIFT = 1;  
SDIO_SPEED_BSS_MASK = (7 shl SDIO_SPEED_BSS_SHIFT);  
SDIO_SPEED_SDR12 = (0 shl SDIO_SPEED_BSS_SHIFT);  
SDIO_SPEED_SDR25 = (1 shl SDIO_SPEED_BSS_SHIFT);  
SDIO_SPEED_SDR50 = (2 shl SDIO_SPEED_BSS_SHIFT);  
SDIO_SPEED_SDR104 = (3 shl SDIO_SPEED_BSS_SHIFT);  
SDIO_SPEED_DDR50 = (4 shl SDIO_SPEED_BSS_SHIFT);  
SDIO_SPEED_EHS = SDIO_SPEED_SDR25; Enable High-Speed


SDIO CCCR UHS register value constants SDIO_UHS_*
SDIO_UHS_SDR50 = $01;  
SDIO_UHS_SDR104 = $02;  
SDIO_UHS_DDR50 = $04;  


SDIO CCCR drive strength register value constants SDIO_DRIVE_*
SDIO_SDTx_MASK = $07;  
SDIO_DRIVE_SDTA = (1 shl 0);  
SDIO_DRIVE_SDTC = (1 shl 1);  
SDIO_DRIVE_SDTD = (1 shl 2);  
SDIO_DRIVE_DTSx_MASK = $03;  
SDIO_DRIVE_DTSx_SHIFT = 4;  
SDIO_DTSx_SET_TYPE_B = (0 shl SDIO_DRIVE_DTSx_SHIFT);  
SDIO_DTSx_SET_TYPE_A = (1 shl SDIO_DRIVE_DTSx_SHIFT);  
SDIO_DTSx_SET_TYPE_C = (2 shl SDIO_DRIVE_DTSx_SHIFT);  
SDIO_DTSx_SET_TYPE_D = (3 shl SDIO_DRIVE_DTSx_SHIFT);  


SDIO function basic register (FBR) constants SDIO_FBR_*
SDIO_FBR_BASE(f) ((f) * $100) base of function f's FBRs
SDIO_FBR_STD_IF = $00;  
SDIO_FBR_STD_IF_EXT = $01;  
SDIO_FBR_POWER = $02;  
SDIO_FBR_CIS = $09; CIS pointer (3 bytes)
SDIO_FBR_CSA = $0C; CSA pointer (3 bytes)
SDIO_FBR_BLKSIZE = $10; block size (2 bytes)
 
SDIO FBR IF Register values
SDIO_FBR_SUPPORTS_CSA = $40; supports Code Storage Area
SDIO_FBR_ENABLE_CSA = $80; enable Code Storage Area
 
SDIO FBR POWER Register values
SDIO_FBR_POWER_SPS = $01; Supports Power Selection
SDIO_FBR_POWER_EPS = $02; Enable (low) Power Selection


SDHCI specific constants SDHCI_*
SDHCI_NAME_PREFIX = 'SDHCI'; Name prefix for SDHCI Devices


SDHCI host type constants SDHCI_TYPE_*
SDHCI_TYPE_NONE = 0;  
 
SDHCI_TYPE_MAX = 0;  
 
SDHCI Type Names
SDHCI_TYPE_NAMES:array[SDHCI_TYPE_NONE..SDHCI_TYPE_MAX] of String = (
'SDHCI_TYPE_NONE');  


SDHCI host state constants SDHCI_STATE_*
SDHCI_STATE_DISABLED = 0;  
SDHCI_STATE_ENABLED = 1;  
 
SDHCI_STATE_MAX = 1;  
 
SDHCI State Names
SDHCI_STATE_NAMES:array[SDHCI_STATE_DISABLED..SDHCI_STATE_MAX] of String = (
'SDHCI_STATE_DISABLED',  
'SDHCI_STATE_ENABLED');  


SDHCI host flag constants SDHCI_FLAG_*
SDHCI_FLAG_NONE = $00000000;  
SDHCI_FLAG_SDMA = $00000001;  
SDHCI_FLAG_ADMA = $00000002;  
SDHCI_FLAG_SPI = $00000004;  
SDHCI_FLAG_CRC_ENABLE = $00000008;  


SDHCI controller register constants SDHCI_DMA_*, SDHCI_BLOCK_*
SDHCI_DMA_ADDRESS = $00;  
SDHCI_BLOCK_SIZE = $04;  
SDHCI_BLOCK_COUNT = $06;  
SDHCI_ARGUMENT = $08;  
SDHCI_TRANSFER_MODE = $0C;  
SDHCI_COMMAND = $0E;  
SDHCI_RESPONSE = $10;  
SDHCI_BUFFER = $20;  
SDHCI_PRESENT_STATE = $24;  
SDHCI_HOST_CONTROL = $28;  
SDHCI_POWER_CONTROL = $29;  
SDHCI_BLOCK_GAP_CONTROL = $2A;  
SDHCI_WAKE_UP_CONTROL = $2B;  
SDHCI_CLOCK_CONTROL = $2C;  
SDHCI_TIMEOUT_CONTROL = $2E;  
SDHCI_SOFTWARE_RESET = $2F;  
SDHCI_INT_STATUS = $30;  
SDHCI_INT_ENABLE = $34;  
SDHCI_SIGNAL_ENABLE = $38;  
SDHCI_ACMD12_ERR = $3C;  
3E-3F reserved
SDHCI_CAPABILITIES = $40;  
SDHCI_CAPABILITIES_1 = $44;  
SDHCI_MAX_CURRENT = $48;  
4C-4F reserved for more max current
SDHCI_SET_ACMD12_ERROR = $50;  
SDHCI_SET_INT_ERROR = $52;  
SDHCI_ADMA_ERROR = $54;  
55-57 reserved
SDHCI_ADMA_ADDRESS = $58;  
60-FB reserved
SDHCI_SLOT_INT_STATUS = $FC;  
SDHCI_HOST_VERSION = $FE;  


SDHCI transfer mode constants SDHCI_TRNS_*
SDHCI_TRNS_DMA = $01;  
SDHCI_TRNS_BLK_CNT_EN = $02;  
SDHCI_TRNS_AUTO_CMD12 = $04; SDHCI_TRNS_ACMD12
SDHCI_TRNS_AUTO_CMD23 = $08;  
SDHCI_TRNS_READ = $10;  
SDHCI_TRNS_MULTI = $20;  


SDHCI command value constants SDHCI_CMD_*
SDHCI_CMD_RESP_MASK = $03;  
SDHCI_CMD_CRC = $08;  
SDHCI_CMD_INDEX = $10;  
SDHCI_CMD_DATA = $20;  
SDHCI_CMD_ABORTCMD = $C0;  


SDHCI command response value constants SDHCI_CMD_RESP_*
SDHCI_CMD_RESP_NONE = $00;  
SDHCI_CMD_RESP_LONG = $01;  
SDHCI_CMD_RESP_SHORT = $02;  
SDHCI_CMD_RESP_SHORT_BUSY = $03;  


SDHCI present state value constants SDHCI_DATA_*, SDHCI_CARD_*
SDHCI_CMD_INHIBIT = $00000001;  
SDHCI_DATA_INHIBIT = $00000002;  
SDHCI_DOING_WRITE = $00000100;  
SDHCI_DOING_READ = $00000200;  
SDHCI_SPACE_AVAILABLE = $00000400;  
SDHCI_DATA_AVAILABLE = $00000800;  
SDHCI_CARD_PRESENT = $00010000;  
SDHCI_CARD_STATE_STABLE = $00020000;  
SDHCI_CARD_DETECT_PIN_LEVEL = $00040000;  
SDHCI_WRITE_PROTECT = $00080000; Set if Write Enabled / Clear if Write Protected


SDHCI host control value constants SDHCI_CTRL_*
SDHCI_CTRL_LED = $01;  
SDHCI_CTRL_4BITBUS = $02;  
SDHCI_CTRL_HISPD = $04;  
SDHCI_CTRL_DMA_MASK = $18;  
SDHCI_CTRL_SDMA = $00;  
SDHCI_CTRL_ADMA1 = $08;  
SDHCI_CTRL_ADMA32 = $10;  
SDHCI_CTRL_ADMA64 = $18;  
SDHCI_CTRL_8BITBUS = $20;  
SDHCI_CTRL_CD_TEST_INS = $40;  
SDHCI_CTRL_CD_TEST = $80;  


SDHCI power control value constants SDHCI_POWER_*
SDHCI_POWER_ON = $01;  
SDHCI_POWER_180 = $0A;  
SDHCI_POWER_300 = $0C;  
SDHCI_POWER_330 = $0E;  


SDHCI wakeup control value constants SDHCI_WAKE_*
SDHCI_WAKE_ON_INT = $01;  
SDHCI_WAKE_ON_INSERT = $02;  
SDHCI_WAKE_ON_REMOVE = $04;  


SDHCI clock control value constants SDHCI_CLOCK_*
SDHCI_DIVIDER_SHIFT = 8;  
SDHCI_DIVIDER_HI_SHIFT = 6;  
SDHCI_DIV_MASK = $FF;  
SDHCI_DIV_MASK_LEN = 8;  
SDHCI_DIV_HI_MASK = $0300;  
SDHCI_CLOCK_CARD_EN = $0004;  
SDHCI_CLOCK_INT_STABLE = $0002;  
SDHCI_CLOCK_INT_EN = $0001;  


SDHCI software reset value constants SDHCI_RESET_*
SDHCI_RESET_ALL = $01;  
SDHCI_RESET_CMD = $02;  
SDHCI_RESET_DATA = $04;  


SDHCI interrupt value constants SDHCI_INT_*
SDHCI_INT_RESPONSE = $00000001;  
SDHCI_INT_DATA_END = $00000002;  
SDHCI_INT_BLK_GAP = $00000004;  
SDHCI_INT_DMA_END = $00000008;  
SDHCI_INT_SPACE_AVAIL = $00000010;  
SDHCI_INT_DATA_AVAIL = $00000020;  
SDHCI_INT_CARD_INSERT = $00000040;  
SDHCI_INT_CARD_REMOVE = $00000080;  
SDHCI_INT_CARD_INT = $00000100;  
SDHCI_INT_ERROR = $00008000;  
SDHCI_INT_TIMEOUT = $00010000;  
SDHCI_INT_CRC = $00020000;  
SDHCI_INT_END_BIT = $00040000;  
SDHCI_INT_INDEX = $00080000;  
SDHCI_INT_DATA_TIMEOUT = $00100000;  
SDHCI_INT_DATA_CRC = $00200000;  
SDHCI_INT_DATA_END_BIT = $00400000;  
SDHCI_INT_BUS_POWER = $00800000;  
SDHCI_INT_ACMD12ERR = $01000000;  
SDHCI_INT_ADMA_ERROR = $02000000;  
 
SDHCI_INT_NORMAL_MASK = $00007FFF;  
SDHCI_INT_ERROR_MASK = $FFFF8000;  
 
SDHCI_INT_CMD_MASK = (SDHCI_INT_RESPONSE or SDHCI_INT_TIMEOUT or SDHCI_INT_CRC or SDHCI_INT_END_BIT or SDHCI_INT_INDEX);  
SDHCI_INT_DATA_MASK = (SDHCI_INT_DATA_END or SDHCI_INT_DMA_END or SDHCI_INT_DATA_AVAIL or SDHCI_INT_SPACE_AVAIL or SDHCI_INT_DATA_TIMEOUT or SDHCI_INT_DATA_CRC or SDHCI_INT_DATA_END_BIT or SDHCI_INT_ADMA_ERROR or SDHCI_INT_BLK_GAP);  
SDHCI_INT_ALL_MASK = (LongWord(-1));  


SDHCI capabilities value constants SDHCI_*_MASK*, SDHCI_*SHIFT
SDHCI_TIMEOUT_CLK_MASK = $0000003F;  
SDHCI_TIMEOUT_CLK_SHIFT = 0;  
SDHCI_TIMEOUT_CLK_UNIT = $00000080;  
SDHCI_CLOCK_BASE_MASK = $00003F00;  
SDHCI_CLOCK_V3_BASE_MASK = $0000FF00;  
SDHCI_CLOCK_BASE_SHIFT = 8;  
SDHCI_CLOCK_BASE_MULTIPLIER = 1000000;  
SDHCI_MAX_BLOCK_MASK = $00030000;  
SDHCI_MAX_BLOCK_SHIFT = 16;  
SDHCI_CAN_DO_8BIT = $00040000;  
SDHCI_CAN_DO_ADMA2 = $00080000;  
SDHCI_CAN_DO_ADMA1 = $00100000;  
SDHCI_CAN_DO_HISPD = $00200000;  
SDHCI_CAN_DO_SDMA = $00400000;  
SDHCI_CAN_VDD_330 = $01000000;  
SDHCI_CAN_VDD_300 = $02000000;  
SDHCI_CAN_VDD_180 = $04000000;  
SDHCI_CAN_64BIT = $10000000;  
NAME_  
NAME_  
NAME_  
NAME_  


SDHCI host version value constants SDHCI_*_VER_*
SDHCI_VENDOR_VER_MASK = $FF00;  
SDHCI_VENDOR_VER_SHIFT = 8;  
SDHCI_SPEC_VER_MASK = $00FF;  
SDHCI_SPEC_VER_SHIFT = 0;  
SDHCI_SPEC_100 = 0;  
SDHCI_SPEC_200 = 1;  
SDHCI_SPEC_300 = 2;  


SDHCI clock divider constants SDHCI_MAX_CLOCK_DIV_*
SDHCI_MAX_CLOCK_DIV_SPEC_200 = 256;  
SDHCI_MAX_CLOCK_DIV_SPEC_300 = 2046;  


SDHCI quirks/bug constants SDHCI_QUIRK*
From: U-Boot sdhci.h
 
*SDHCI_QUIRK_32BIT_DMA_ADDR = (1 shl 0); See: SDHCI_QUIRK_32BIT_DMA_ADDR below
SDHCI_QUIRK_REG32_RW = (1 shl 1);  
SDHCI_QUIRK_BROKEN_R1B = (1 shl 2);  
SDHCI_QUIRK_NO_HISPD_BIT = (1 shl 3); See: SDHCI_QUIRK_NO_HISPD_BIT below
SDHCI_QUIRK_BROKEN_VOLTAGE = (1 shl 4); Use SDHCI_QUIRK_MISSING_CAPS instead
SDHCI_QUIRK_NO_CD = (1 shl 5); See: SDHCI_QUIRK_BROKEN_CARD_DETECTION below
SDHCI_QUIRK_WAIT_SEND_CMD = (1 shl 6);  
SDHCI_QUIRK_NO_SIMULT_VDD_AND_POWER = (1 shl 7); See: SDHCI_QUIRK_NO_SIMULT_VDD_AND_POWER below
SDHCI_QUIRK_USE_WIDE8 = (1 shl 8);  
SDHCI_QUIRK_MISSING_CAPS = (1 shl 9); See: SDHCI_QUIRK_MISSING_CAPS below*
 
From Linux /include/linux/mmc/sdhci.h
SDHCI_QUIRK_CLOCK_BEFORE_RESET = (1 shl 0); Controller doesn't honor resets unless we touch the clock register
SDHCI_QUIRK_FORCE_DMA = (1 shl 1); Controller has bad caps bits, but really supports DMA
SDHCI_QUIRK_NO_CARD_NO_RESET = (1 shl 2); Controller doesn't like to be reset when there is no card inserted
SDHCI_QUIRK_SINGLE_POWER_WRITE = (1 shl 3); Controller doesn't like clearing the power reg before a change
SDHCI_QUIRK_RESET_CMD_DATA_ON_IOS = (1 shl 4);/code> Controller has flaky internal state so reset it on each ios change}
<code>SDHCI_QUIRK_BROKEN_DMA = (1 shl 5); Controller has an unusable DMA engine
SDHCI_QUIRK_BROKEN_ADMA = (1 shl 6); Controller has an unusable ADMA engine
SDHCI_QUIRK_32BIT_DMA_ADDR = (1 shl 7); Controller can only DMA from 32-bit aligned addresses
SDHCI_QUIRK_32BIT_DMA_SIZE = (1 shl 8); Controller can only DMA chunk sizes that are a multiple of 32 bits
SDHCI_QUIRK_32BIT_ADMA_SIZE = (1 shl 9); Controller can only ADMA chunks that are a multiple of 32 bits
SDHCI_QUIRK_RESET_AFTER_REQUEST = (1 shl 10); Controller needs to be reset after each request to stay stable
SDHCI_QUIRK_NO_SIMULT_VDD_AND_POWER = (1 shl 11); Controller needs voltage and power writes to happen separately
SDHCI_QUIRK_BROKEN_TIMEOUT_VAL = (1 shl 12); Controller provides an incorrect timeout value for transfers
SDHCI_QUIRK_BROKEN_SMALL_PIO = (1 shl 13); Controller has an issue with buffer bits for small transfers
SDHCI_QUIRK_NO_BUSY_IRQ = (1 shl 14); Controller does not provide transfer-complete interrupt when not busy
SDHCI_QUIRK_BROKEN_CARD_DETECTION = (1 shl 15); Controller has unreliable card detection
SDHCI_QUIRK_INVERTED_WRITE_PROTECT = (1 shl 16); Controller reports inverted write-protect state
SDHCI_QUIRK_PIO_NEEDS_DELAY = (1 shl 18); Controller does not like fast PIO transfers
SDHCI_QUIRK_FORCE_BLK_SZ_2048 = (1 shl 20); Controller has to be forced to use block size of 2048 bytes
SDHCI_QUIRK_NO_MULTIBLOCK = (1 shl 21); Controller cannot do multi-block transfers
SDHCI_QUIRK_FORCE_1_BIT_DATA = (1 shl 22); Controller can only handle 1-bit data transfers
SDHCI_QUIRK_DELAY_AFTER_POWER = (1 shl 23); Controller needs 10ms delay between applying power and clock
SDHCI_QUIRK_DATA_TIMEOUT_USES_SDCLK = (1 shl 24); Controller uses SDCLK instead of TMCLK for data timeouts
SDHCI_QUIRK_CAP_CLOCK_BASE_BROKEN = (1 shl 25); Controller reports wrong base clock capability
SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC = (1 shl 26); Controller cannot support End Attribute in NOP ADMA descriptor
SDHCI_QUIRK_MISSING_CAPS = (1 shl 27); Controller is missing device caps. Use caps provided by host
SDHCI_QUIRK_MULTIBLOCK_READ_ACMD12 = (1 shl 28); Controller uses Auto CMD12 command to stop the transfer
SDHCI_QUIRK_NO_HISPD_BIT = (1 shl 29); Controller doesn't have HISPD bit field in HI-SPEED SD card
SDHCI_QUIRK_BROKEN_ADMA_ZEROLEN_DESC = (1 shl 30); Controller treats ADMA descriptors with length 0000h incorrectly
SDHCI_QUIRK_UNSTABLE_RO_DETECT = (1 shl 31); The read-only detection via SDHCI_PRESENT_STATE register is unstable
 
SDHCI More Quirks/Bugs
From Linux /include/linux/mmc/sdhci.h
SDHCI_QUIRK2_HOST_OFF_CARD_ON = (1 shl 0);  
SDHCI_QUIRK2_HOST_NO_CMD23 = (1 shl 1);  
SDHCI_QUIRK2_NO_1_8_V = (1 shl 2); The system physically doesn't support 1.8v, even if the host does
SDHCI_QUIRK2_PRESET_VALUE_BROKEN = (1 shl 3);  
SDHCI_QUIRK2_CARD_ON_NEEDS_BUS_ON = (1 shl 4);  
SDHCI_QUIRK2_BROKEN_HOST_CONTROL = (1 shl 5); Controller has a non-standard host control register
SDHCI_QUIRK2_BROKEN_HS200 = (1 shl 6); Controller does not support HS200
SDHCI_QUIRK2_BROKEN_DDR50 = (1 shl 7); Controller does not support DDR50
SDHCI_QUIRK2_STOP_WITH_TC = (1 shl 8); Stop command(CMD12) can set Transfer Complete when not using MMC_RSP_BUSY
 
Additions from U-Boot
SDHCI_QUIRK2_REG32_RW = (1 shl 28); Controller requires all register reads and writes as 32bit
SDHCI_QUIRK2_BROKEN_R1B = (1 shl 29); Response type R1B is broken
SDHCI_QUIRK2_WAIT_SEND_CMD = (1 shl 30); Controller requires a delay between each command write
SDHCI_QUIRK2_USE_WIDE8 = (1 shl 31);  


SDHCI host SDMA buffer boundary constants SDHCI_DEFAULT_BOUNDARY_*
Valid values from 4K to 512K in powers of 2
 
SDHCI_DEFAULT_BOUNDARY_SIZE = (512 * 1024);  
SDHCI_DEFAULT_BOUNDARY_ARG = (7);  


SDHCI timeout value constants SDHCI_TIMEOUT_VALUE*
SDHCI_TIMEOUT_VALUE = $0E;  


Type definitions


To be documented

Public variables


To be documented

Function declarations



Initialization functions

procedure MMCInit;
Description: To be documented
Note None documented


function MMCStart:LongWord;
Description: To be documented
Note None documented


function MMCStop:LongWord;
Description: To be documented
Note None documented


procedure MMCAsyncStart(SDHCI:PSDHCIHost);
Description: To be documented
Note None documented


MMC functions

function MMCDeviceReadBlocks(MMC:PMMCDevice; const Start,Count:Int64; Buffer:Pointer):LongWord;
Description: To be documented
Note None documented


function MMCDeviceWriteBlocks(MMC:PMMCDevice; const Start,Count:Int64; Buffer:Pointer):LongWord;
Description: To be documented
Note None documented


function MMCDeviceEraseBlocks(MMC:PMMCDevice; const Start,Count:Int64):LongWord;
Description: To be documented
Note None documented


function MMCDeviceGoIdle(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function MMCDeviceSetClock(MMC:PMMCDevice; Clock:LongWord):LongWord;
Description: To be documented
Note None documented


function MMCDeviceSetBusWidth(MMC:PMMCDevice; Width:LongWord):LongWord;
Description: To be documented
Reference Section 3.4 of SD Host Controller Simplified Specification V3.0 partA2_300.pdf


function MMCDeviceSetBlockLength(MMC:PMMCDevice; Length:LongWord):LongWord;
Description: To be documented
Note None documented


function MMCDeviceSetBlockCount(MMC:PMMCDevice; Count:LongWord; Relative:Boolean):LongWord;
Description: To be documented
Note None documented


function MMCDeviceSetDriverStage(MMC:PMMCDevice; DriverStage:LongWord):LongWord;
Description: To be documented
Note None documented


function MMCDeviceSelectCard(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function MMCDeviceDeselectCard(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function MMCDeviceSwitch(MMC:PMMCDevice; Setting,Index,Value:Byte):LongWord;
Description: To be documented
Note None documented


function MMCDeviceSendCardStatus(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function MMCDeviceSendOperationCondition(MMC:PMMCDevice; Probe:Boolean):LongWord;
Description: To be documented
Note None documented


function MMCDeviceSendCardSpecific(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function MMCDeviceDecodeCardSpecific(MMC:PMMCDevice):LongWord;
Description: Given a 128-bit response, decode to our card CSD structure
Note None documented


function MMCDeviceSendCardIdentification(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function MMCDeviceSendAllCardIdentification(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function MMCDeviceDecodeCardIdentification(MMC:PMMCDevice):LongWord;
Description: Given a 128-bit response, decode to our card CID structure
Note None documented


function MMCDeviceGetExtendedCardSpecific(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function MMCDeviceSendExtendedCardSpecific(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function MMCDeviceDecodeExtendedCardSpecific(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function MMCDeviceSetRelativeAddress(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function MMCDeviceSPISetCRC(MMC:PMMCDevice; Enable:Boolean):LongWord;
Description: To be documented
Note None documented


function MMCDeviceSPIReadOperationCondition(MMC:PMMCDevice; HighCapacity:Boolean):LongWord;
Description: To be documented
Note None documented


function MMCDeviceInsert(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function MMCDeviceRemove(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function MMCDeviceInitialize(MMC:PMMCDevice):LongWord;
Description: To be documented
Reference Section 3.6 of SD Host Controller Simplified Specification V3.0 partA2_300.pdf


function MMCDeviceDeinitialize(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function MMCDeviceGetCardDetect(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function MMCDeviceGetWriteProtect(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function MMCDeviceSendCommand(MMC:PMMCDevice; Command:PMMCCommand):LongWord;
Description: To be documented
Note None documented


function MMCDeviceSetIOS(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function MMCDeviceCreate:PMMCDevice;
Description: Create a new MMC entry
Return Pointer to new MMC entry or nil if MMC could not be created


function MMCDeviceCreateEx(Size:LongWord):PMMCDevice;
Description: Create a new MMC entry
Size Size in bytes to allocate for new MMC (Including the MMC entry)
Return Pointer to new MMC entry or nil if MMC could not be created


function MMCDeviceDestroy(MMC:PMMCDevice):LongWord;
Description: Destroy an existing MMC entry
Note None documented


function MMCDeviceRegister(MMC:PMMCDevice):LongWord;
Description: Register a new MMC in the MMC table
Note None documented


function MMCDeviceDeregister(MMC:PMMCDevice):LongWord;
Description: Deregister a MMC from the MMC table
Note None documented


function MMCDeviceFind(MMCId:LongWord):PMMCDevice;
Description: To be documented
Note None documented


function MMCDeviceFindByName(const Name:String):PMMCDevice; inline;
Description: To be documented
Note None documented


function MMCDeviceFindByDescription(const Description:String):PMMCDevice; inline;
Description: To be documented
Note None documented


function MMCDeviceEnumerate(Callback:TMMCEnumerate; Data:Pointer):LongWord;
Description: To be documented
Note None documented


function MMCDeviceNotification(MMC:PMMCDevice; Callback:TMMCNotification; Data:Pointer; Notification,Flags:LongWord):LongWord;
Description: To be documented
Note None documented


SD functions

function SDDeviceSwitch(MMC:PMMCDevice; Mode,Group:Integer; Value:Byte; Buffer:Pointer):LongWord;
Description: To be documented
Buffer Buffer must point to a 64 byte buffer for Switch Status information
Note See 4.3.10 of SD Physical Layer Simplified Specification V4.10


function SDDeviceSwitchHighspeed(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function SDDeviceSetBusSpeed(MMC:PMMCDevice; Speed:LongWord):LongWord;
Description: To be documented
Note None documented


function SDDeviceSetBusWidth(MMC:PMMCDevice; Width:LongWord):LongWord;
Description: To be documented
Note See Table 4-30 in Section 4.7.4 of SD Physical Layer Simplified Specification V4.10


function SDDeviceSendInterfaceCondition(MMC:PMMCDevice):LongWord;
Description: To be documented
Note See 4.3.13 of SD Physical Layer Simplified Specification V4.10. CMD8 (SEND_IF_COND) must be invoked to support SD 2.0 cards. The card must be in Idle State before issuing this command. This command will fail harmlessly for SD 1.0 cards.


function SDDeviceSendOperationCondition(MMC:PMMCDevice; Probe:Boolean):LongWord;
Description: To be documented
Note See 4.2.3.1 of SD Physical Layer Simplified Specification V4.10


function SDDeviceGetCardSpecific(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function SDDeviceDecodeCardSpecific(MMC:PMMCDevice):LongWord;
Description: Given a 128-bit response, decode to our card CSD structure
Note None documented


function SDDeviceGetCardIdentification(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function SDDeviceDecodeCardIdentification(MMC:PMMCDevice):LongWord;
Description: Given a 128-bit response, decode to our card CID structure
Note None documented


function SDDeviceSendSDStatus(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function SDDeviceDecodeSDStatus(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function SDDeviceSendSDSwitch(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function SDDeviceDecodeSDSwitch(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function SDDeviceSendSDConfiguration(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function SDDeviceDecodeSDConfiguration(MMC:PMMCDevice):LongWord;
Description: Given a 64-bit response, decode to our card SCR structure
Note None documented


function SDDeviceSendRelativeAddress(MMC:PMMCDevice):LongWord;
Description: To be documented
Note None documented


function SDDeviceSendApplicationCommand(MMC:PMMCDevice; Command:PMMCCommand):LongWord;
Description: To be documented
Note None documented


SDIO functions

function SDIODeviceReset(MMC:PMMCDevice):LongWord;
Description: To be documented
Note See SDIO Simplified Specification V2.0, 4.4 Reset for SDIO


function SDIODeviceSendOperationCondition(MMC:PMMCDevice; Probe:Boolean):LongWord;
Description: To be documented
Note None documented


function SDIODeviceReadWriteDirect(MMC:PMMCDevice; Write:Boolean; Operation,Address:LongWord; Input:Byte; Output:PByte):LongWord;
Description: To be documented
Note None documented


function SDIODeviceReadWriteExtended(MMC:PMMCDevice; Write:Boolean; Operation,Address:LongWord; Increment:Boolean; Buffer:Pointer; BlockCount,BlockSize:LongWord):LongWord;
Description: To be documented
Note None documented


SDHCI functions

function SDHCIHostReset(SDHCI:PSDHCIHost; Mask:Byte):LongWord;
Description: To be documented
Reference Section 3.3 of SD Host Controller Simplified Specification V3.0 partA2_300.pdf


function SDHCIHostSetPower(SDHCI:PSDHCIHost; Power:Word):LongWord;
Description: To be documented
Reference Section 3.3 of SD Host Controller Simplified Specification V3.0 partA2_300.pdf


function SDHCIHostSetClock(SDHCI:PSDHCIHost; Clock:LongWord):LongWord;
Description: To be documented
Reference Section 3.2 of SD Host Controller Simplified Specification V3.0 partA2_300.pdf


function SDHCIHostTransferPIO(SDHCI:PSDHCIHost):LongWord;
Description: To be documented
Note None documented


function SDHCIHostTransferDMA(SDHCI:PSDHCIHost):LongWord;
Description: To be documented
Note None documented


function SDHCIHostFinishCommand(SDHCI:PSDHCIHost):LongWord;
Description: Called by Interrupt Command handler when an SDHCI_INT_RESPONSE is received
Note None documented


function SDHCIHostFinishData(SDHCI:PSDHCIHost):LongWord;
Description: Called by Interrupt Data handler when data is received
Note None documented


function SDHCIHostCommandInterrupt(SDHCI:PSDHCIHost; InterruptMask:LongWord; var ReturnMask:LongWord):LongWord;
Description: To be documented
Note None documented


function SDHCIHostDataInterrupt(SDHCI:PSDHCIHost; InterruptMask:LongWord):LongWord;
Description: To be documented
Note None documented


function SDHCIHostStart(SDHCI:PSDHCIHost):LongWord;
Description: To be documented
Note None documented


function SDHCIHostStop(SDHCI:PSDHCIHost):LongWord;
Description: To be documented
Note None documented


function SDHCIHostReadByte(SDHCI:PSDHCIHost; Reg:LongWord):Byte; inline;
Description: To be documented
Note None documented


function SDHCIHostReadWord(SDHCI:PSDHCIHost; Reg:LongWord):Word; inline;
Description: To be documented
Note None documented


function SDHCIHostReadLong(SDHCI:PSDHCIHost; Reg:LongWord):LongWord; inline;
Description: To be documented
Note None documented


procedure SDHCIHostWriteByte(SDHCI:PSDHCIHost; Reg:LongWord; Value:Byte); inline;
Description: To be documented
Note None documented


procedure SDHCIHostWriteWord(SDHCI:PSDHCIHost; Reg:LongWord; Value:Word); inline;
Description: To be documented
Note None documented


procedure SDHCIHostWriteLong(SDHCI:PSDHCIHost; Reg:LongWord; Value:LongWord); inline;
Description: To be documented
Note None documented


function SDHCIHostSetClockDivider(SDHCI:PSDHCIHost; Index:Integer; Divider:LongWord):LongWord;
Description: To be documented
Note None documented


function SDHCIHostSetControlRegister(SDHCI:PSDHCIHost):LongWord;
Description: To be documented
Note None documented


function SDHCIHostCreate:PSDHCIHost;
Description: Create a new SDHCI entry
Return Pointer to new SDHCI entry or nil if SDHCI could not be created


function SDHCIHostCreateEx(Size:LongWord):PSDHCIHost;
Description: Create a new SDHCI entry
Size Size in bytes to allocate for new SDHCI (Including the SDHCI entry)
Return Pointer to new SDHCI entry or nil if SDHCI could not be created


function SDHCIHostDestroy(SDHCI:PSDHCIHost):LongWord;
Description: Destroy an existing SDHCI entry
Note None documented


function SDHCIHostRegister(SDHCI:PSDHCIHost):LongWord;
Description: Register a new SDHCI in the SDHCI table
Note None documented


function SDHCIHostDeregister(SDHCI:PSDHCIHost):LongWord;
Description: Deregister a SDHCI from the SDHCI table
Note None documented


function SDHCIHostFind(SDHCIId:LongWord):PSDHCIHost;
Description: To be documented
Note None documented


function SDHCIHostEnumerate(Callback:TSDHCIEnumerate; Data:Pointer):LongWord;
Description: To be documented
Note None documented


function SDHCIHostNotification(SDHCI:PSDHCIHost; Callback:TSDHCINotification; Data:Pointer; Notification,Flags:LongWord):LongWord;
Description: To be documented
Note None documented


MMC helper functions

function MMCGetCount:LongWord; inline;
Description: Get the current MMC count
Note None documented


function MMCDeviceCheck(MMC:PMMCDevice):PMMCDevice;
Description: Check if the supplied MMC is in the MMC table
Note None documented


function MMCIsSD(MMC:PMMCDevice):Boolean;
Description: To be documented
Note None documented


function MMCGetCIDValue(MMC:PMMCDevice; Version,Value:LongWord):LongWord;
Description: Extract a CID field value from the 128 bit Card Identification register
Note None documented


function MMCGetCSDValue(MMC:PMMCDevice; Value:LongWord):LongWord;
Description: Extract a CSD field value from the 128 bit Card Specific register
Note None documented


function MMCGetExtendedCSDValue(MMC:PMMCDevice; Value:LongWord):LongWord;
Description: Extract an Extended CSD field value from the 512 byte Extended Card Specific register
Note None documented


function MMCExtractBits(Buffer:Pointer; Start,Size:LongWord):LongWord;
Description: To be documented
Start Start is the starting bit to extract
Size Size is the number of bits to extract
Note Start is the LSB so to extract 8 bits from 127 to 120 then Start would be 120 and Size would be 8


function MMCExtractBitsEx(Buffer:Pointer; Length,Start,Size:LongWord):LongWord;
Description: To be documented
Length Length is the size of the buffer in LongWords
Start Start is the starting bit to extract
Size Size is the number of bits to extract
Note Start is the LSB so to extract 8 bits from 127 to 120 then Start would be 120 and Size would be 8. For a 128 bit buffer (16 bytes) Length would be 4. For a 512 bit buffer (64 bytes) Length would be 16.


function MMCIsMultiCommand(Command:Word):Boolean;
Description: To be documented
Note None documented


function MMCStatusToString(Status:LongWord):String;
Description: Translates an MMC status code into a string describing it
Note None documented


function MMCDeviceTypeToString(MMCType:LongWord):String;
Description: To be documented
Note None documented


function MMCDeviceStateToString(MMCState:LongWord):String;
Description: To be documented
Note None documented


procedure MMCLog(Level:LongWord; MMC:PMMCDevice; const AText:String);
Description: To be documented
Note None documented


procedure MMCLogInfo(MMC:PMMCDevice; const AText:String);
Description: To be documented
Note None documented


procedure MMCLogError(MMC:PMMCDevice; const AText:String);
Description: To be documented
Note None documented


procedure MMCLogDebug(MMC:PMMCDevice; const AText:String);
Description: To be documented
Note None documented


SD helper functions

function SDGetMaxClock(MMC:PMMCDevice):LongWord;
Description: Determine the Maximum Clock (DTR) for the current card
Note None documented


function SDGetCIDValue(MMC:PMMCDevice; Value:LongWord):LongWord;
Description: Extract a CID field value from the 128 bit Card Identification register
Note None documented


function SDGetCSDValue(MMC:PMMCDevice; Version,Value:LongWord):LongWord;
Description: Extract a CSD field value from the 128 bit Card Specific register
Note None documented


function SDGetSCRValue(MMC:PMMCDevice; Value:LongWord):LongWord;
Description: Extract an SCR field value from the 64 bit SD Configuration register
Note None documented


function SDGetSSRValue(MMC:PMMCDevice; Value:LongWord):LongWord;
Description: Extract an SCR field value from the 512 bit SD Status register
Note None documented


function SDGetSwitchValue(MMC:PMMCDevice; Value:LongWord):LongWord;
Description: Extract a Switch field value from the 512 bit SD Switch status
Note None documented


SDHCI helper functions

function SDHCIGetCount:LongWord; inline;
Description: Get the current SDHCI count
Note None documented


function SDHCIHostCheck(SDHCI:PSDHCIHost):PSDHCIHost;
Description: Check if the supplied SDHCI is in the SDHCI table
Note None documented


function SDHCIIsSPI(SDHCI:PSDHCIHost):Boolean;
Description: To be documented
Note None documented


function SDHCIGetVersion(SDHCI:PSDHCIHost):Word;
Description: To be documented
Note None documented


function SDHCIGetCommand(Command:Word):Word;
Description: To be documented
Note None documented


function SDHCIMakeCommand(Command,Flags:Word):Word;
Description: To be documented
Note None documented


function SDHCIMakeBlockSize(DMA,BlockSize:Word):Word;
Description: To be documented
Note None documented


function SDHCIDeviceTypeToString(SDHCIType:LongWord):String;
Description: To be documented
Note None documented


function SDHCIDeviceStateToString(SDHCIState:LongWord):String;
Description: To be documented
Note None documented


MMC storage functions

function MMCStorageDeviceRead(Storage:PStorageDevice; const Start,Count:Int64; Buffer:Pointer):LongWord;
Description: To be documented
Note None documented


function MMCStorageDeviceWrite(Storage:PStorageDevice; const Start,Count:Int64; Buffer:Pointer):LongWord;
Description: To be documented
Note None documented


function MMCStorageDeviceErase(Storage:PStorageDevice; const Start,Count:Int64):LongWord;
Description: To be documented
Note None documented


function MMCStorageDeviceControl(Storage:PStorageDevice; Request:Integer; Argument1:LongWord; var Argument2:LongWord):LongWord;
Description: To be documented
Note None documented


Return to Unit Reference