Standard properties
|
DTB_PROPERTY_COMPATIBLE = 'compatible';
|
The compatible property value consists of one or more strings that define the specific programming model for the device (Type: <stringlist>)
|
DTB_PROPERTY_MODEL = 'model';
|
The model property value specifies the manufacturer’s model number of the device (Type: <string>)
|
DTB_PROPERTY_PHANDLE = 'phandle';
|
The phandle property specifies a numerical identifier for a node that is unique within the devicetree (Type: <u32>)
|
DTB_PROPERTY_STATUS = 'status';
|
The status property indicates the operational status of a device (Type: <string>)
|
DTB_PROPERTY_ADDRESS_CELLS = '#address-cells';
|
Specifies the number of <u32> cells to represent the address in the reg property (Type: <u32>)
|
DTB_PROPERTY_SIZE_CELLS = '#size-cells';
|
Specifies the number of <u32> cells to represent the size in the reg property (Type: <u32>)
|
DTB_PROPERTY_REG = 'reg';
|
The reg property describes the address of the device’s resources within the address space defined by its parent bus (Type: <prop-encoded-array>)
|
DTB_PROPERTY_VIRTUAL_REG = 'virtual-reg';
|
The virtual-reg property specifies an effective address that maps to the first physical address specified in the reg property of the device node (Type: <u32>)
|
DTB_PROPERTY_RANGES = 'ranges';
|
The ranges property provides a means of defining a mapping or translation between address spaces (Type: <empty> or <prop-encoded-array>)
|
DTB_PROPERTY_DMA_RANGES = 'dma-ranges';
|
The dma-ranges property is used to describe the direct memory access (DMA) structure of a memory-mapped bus (Type: <empty> or <prop-encoded-array>)
|
DTB_PROPERTY_NAME = 'name';
|
The name property is a string specifying the name of the node (Type: <string>)
|
DTB_PROPERTY_DEVICE_TYPE = 'device_type';
|
The device_type property was used in IEEE 1275 to describe the device (Type: <string>)
|
Additional properties for Interrupt Generating Devices
|
DTB_PROPERTY_INTERRUPTS = 'interrupts';
|
The interrupts property defines the interrupt or interrupts that are generated by the device (Type: <prop-encoded-array>)
|
DTB_PROPERTY_INTERRUPT_PARENT = 'interrupt-parent';
|
The interrupt-parent property provides an explicit definition of an interrupt parent (Type: <phandle>)
|
DTB_PROPERTY_INTERRUPTS_EXTENDED = 'interrupts-extended';
|
The interrupts-extended property lists the interrupt(s) generated by a device (Type: <phandle> <prop-encoded-array>)
|
Additional properties for Interrupt Controllers
|
DTB_PROPERTY_INTERRUPT_CELLS = '#interrupt-cells';
|
The #interrupt-cells property defines the number of cells required to encode an interrupt specifier for an interrupt domain (Type: <u32>)
|
DTB_PROPERTY_INTERRUPT_CONTROLLER = 'interrupt-controller';
|
The presence of an interrupt-controller property defines a node as an interrupt controller node (Type: <empty>)
|
Additional Interrupt Nexus properties
|
DTB_PROPERTY_INTERRUPT_MAP = 'interrupt-map';
|
An interrupt-map is a property on a nexus node that bridges an interrupt domain to a parent domain (Type: <prop-encoded-array>)
|
DTB_PROPERTY_INTERRUPT_MAP_MASK = 'interrupt-map-mask';
|
An interrupt-map-mask property is specified for a nexus node in the interrupt tree (Type: <prop-encoded-array>)
|
Additional Memory Node properties
|
DTB_PROPERTY_INITIAL_MAPPED_AREA = 'initial-mapped-area';
|
Specifies the address and size of the Initial Mapped Area (Type: <prop-encoded-array>)
|
Additional Chosen Node properties
|
DTB_PROPERTY_BOOTARGS = 'bootargs';
|
A string that specifies the boot arguments for the client program (Type: <string>>)
|
DTB_PROPERTY_STDOUT_PATH = 'stdout-path';
|
A string that specifies the full path to the node representing the device to be used for boot console output (Type: <string>>)
|
DTB_PROPERTY_STDIN_PATH = 'stdin-path';
|
A string that specifies the full path to the node representing the device to be used for boot console input (Type: <string>>)
|
DTB_PROPERTY_INITRD_START = 'initrd-start';
|
The starting address of the initial ram disk (Type: <u32>)
|
DTB_PROPERTY_INITRD_END = 'initrd-end';
|
The ending address of the initial ram disk (Type: <u32>)
|
Additional CPUs Node properties
|
DTB_PROPERTY_CLOCK_FREQUENCY = 'clock-frequency';
|
Specifies the current clock speed of the CPU in Hertz (Type: <prop-encoded-array>)
|
DTB_PROPERTY_TIMEBASE_FREQUENCY = 'timebase-frequency';
|
Specifies the current frequency at which the timebase and decrementer registers are updated (Type: <propencoded-array>)
|
DTB_PROPERTY_ENABLE_METHOD = 'enable-method';
|
Describes the method by which a CPU in a disabled state is enabled (Type: <stringlist>)
|
DTB_PROPERTY_CPU_RELEASE_ADDR = 'cpu-release-addr';
|
The cpu-release-addr property is required for cpu nodes that have an enable-method property value of "spin-table" (Type: <u64>)
|
|
DTB_PROPERTY_POWER_ISA_VERSION = 'power-isa-version';
|
A string that specifies the numerical portion of the Power ISA version string (Type: <string>)
|
DTB_PROPERTY_CACHE_OP_BLOCK_SIZE = 'cache-op-block-size';
|
The block size in bytes upon which cache block instructions operate (Type: <u32>)
|
DTB_PROPERTY_RESERVATION_GRANULE_SIZE = 'reservation-granule-size';
|
The reservation granule size supported by this processor in bytes (Type: <u32>)
|
DTB_PROPERTY_MMU_TYPE = 'mmu-type';
|
Specifies the CPU’s MMU type (Type: <string>)
|
|
DTB_PROPERTY_TLB_SPLIT = 'tlb-split';
|
Specifies that the TLB has a split configuration (Type: <empty>)
|
DTB_PROPERTY_TLB_SIZE = 'tlb-size';
|
Specifies the number of entries in the TLB (Type: <u32>)
|
DTB_PROPERTY_TLB_SETS = 'tlb-sets';
|
Specifies the number of associativity sets inthe TLB (Type: <u32>)
|
DTB_PROPERTY_D_TLB_SIZE = 'd-tlb-size';
|
Specifies the number of entries in the data TLB (Type: <u32>)
|
DTB_PROPERTY_D_TLB_SETS = 'd-tlb-sets';
|
Specifies the number of associativity sets in the data TLB (Type: <u32>)
|
DTB_PROPERTY_I_TLB_SIZE = 'i-tlb-size';
|
Specifies the number of entries in the instruction TLB (Type: <u32>)
|
DTB_PROPERTY_I_TLB_SETS = 'i-tlb-sets';
|
Specifies the number of associativity sets in the instruction TLB (Type: <u32>)
|
|
DTB_PROPERTY_CACHE_UNIFIED = 'cache-unified';
|
Specifies the cache has a unified organization (Type: <empty>)
|
DTB_PROPERTY_CACHE_SIZE = 'cache-size';
|
Specifies the size in bytes of a unified cache (Type: <u32>)
|
DTB_PROPERTY_CACHE_SETS = 'cache-sets';
|
Specifies the number of associativity sets in a unified cache (Type: <u32>)
|
DTB_PROPERTY_CACHE_BLOCK_SIZE = 'cache-block-size';
|
Specifies the block size in bytes of a unified cache (Type: <u32>)
|
DTB_PROPERTY_CACHE_LINE_SIZE = 'cache-line-size';
|
Specifies the line size in bytes of a unified cache (Type: <u32>)
|
DTB_PROPERTY_I_CACHE_SIZE = 'i-cache-size';
|
Specifies the size in bytes of the instruction cache (Type: <u32>)
|
DTB_PROPERTY_I_CACHE_SETS = 'i-cache-sets';
|
Specifies the number of associativity sets in the instruction cache (Type: <u32>)
|
DTB_PROPERTY_I_CACHE_BLOCK_SIZE = 'i-cache-block-size';
|
Specifies the block size in bytes of the instruction cache (Type: <u32>)
|
DTB_PROPERTY_I_CACHE_LINE_SIZE = 'i-cache-line-size';
|
Specifies the line size in bytes of the instruction cache (Type: <u32>)
|
DTB_PROPERTY_D_CACHE_SIZE = 'd-cache-size';
|
Specifies the size in bytes of the data cache (Type: <u32>)
|
DTB_PROPERTY_D_CACHE_SETS = 'd-cache-sets';
|
Specifies the number of associativity sets in the data cache (Type: <u32>)
|
DTB_PROPERTY_D_CACHE_BLOCK_SIZE = 'd-cache-block-size';
|
Specifies the block size in bytes of the data cache (Type: <u32>)
|
DTB_PROPERTY_D_CACHE_LINE_SIZE = 'd-cache-line-size';
|
Specifies the line size in bytes of the data cache (Type: <u32>)
|
DTB_PROPERTY_NEXT_LEVEL_CACHE = 'next-level-cache';
|
If present, indicates that another level of cache exists. (Type: <phandle>)
|
|
DTB_PROPERTY_CACHE_LEVEL = 'cache-level';
|
Specifies the level in the cache hierarchy (Type: <u32>)
|
Other Additional properties
|
DTB_PROPERTY_SERIAL_NUMBER = 'serial-number';
|
Serial Number (Type: <string>)
|
DTB_PROPERTY_ALLOC_RANGES = 'alloc-ranges';
|
Allocated Ranges (Type: <prop-encoded-array>)
|
DTB_PROPERTY_RESETS = 'resets';
|
Resets (Type: <prop-encoded-array>)
|
DTB_PROPERTY_CLOCK_CELLS = '#clock-cells';
|
Number of clock cells (Type: <u32>)
|
DTB_PROPERTY_LINUX_INITRD_START = 'linux,initrd-start';
|
The starting address of the initial ram disk (Type: <u32>)
|
DTB_PROPERTY_LINUX_INITRD_END = 'linux,initrd-end';
|
The ending address of the initial ram disk (Type: <u32>)
|