Difference between revisions of "Unit PL011"
From Ultibo.org
(20 intermediate revisions by the same user not shown) | |||
Line 5: | Line 5: | ||
---- | ---- | ||
− | '' | + | '''ARM PrimeCell PL011 UART Driver unit''' |
=== Constants === | === Constants === | ||
---- | ---- | ||
− | '' | + | |
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 specific constants''' <code> PL011_* </code></div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | | <code>PL011_UART_DESCRIPTION = 'ARM PrimeCell PL011 UART';</code> | ||
+ | | Description of PL011 device | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_MIN_BAUD = 300;</code> | ||
+ | | Default minimum of 300 baud | ||
+ | |- | ||
+ | | <code>PL011_UART_MAX_BAUD = 1500000;</code> | ||
+ | | Default maximum based on 24MHz clock | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_MIN_DATABITS = SERIAL_DATA_5BIT;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>PL011_UART_MAX_DATABITS = SERIAL_DATA_8BIT;</code> | ||
+ | | | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_MIN_STOPBITS = SERIAL_STOP_1BIT;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>PL011_UART_MAX_STOPBITS = SERIAL_STOP_2BIT;</code> | ||
+ | | | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_MAX_PARITY = SERIAL_PARITY_EVEN;</code> | ||
+ | | | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_MAX_FLOW = SERIAL_FLOW_RTS_CTS;</code> | ||
+ | | | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_CLOCK_RATE = 24000000;</code> | ||
+ | | | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_RX_POLL_LIMIT = 256;</code> | ||
+ | | Number of times interrupt handler may poll the read FIFO | ||
+ | |- | ||
+ | | <code>PL011_UART_RX_BUFFER_SIZE = 1024;</code> | ||
+ | | | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 UART data''' <code> PL011_UART_DR_* </code></div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/index.html | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_DR_OE = (1 shl 11);</code> | ||
+ | | Overrun error | ||
+ | |- | ||
+ | | <code>PL011_UART_DR_BE = (1 shl 10);</code> | ||
+ | | Break error | ||
+ | |- | ||
+ | | <code>PL011_UART_DR_PE = (1 shl 9);</code> | ||
+ | | Parity error | ||
+ | |- | ||
+ | | <code>PL011_UART_DR_FE = (1 shl 8);</code> | ||
+ | | Framing error | ||
+ | |- | ||
+ | | <code>PL011_UART_DR_DATA = ($FF shl 0);</code> | ||
+ | | Receive/Transmit data | ||
+ | |- | ||
+ | |colspan="2"|<code>PL011_UART_DR_ERROR = PL011_UART_DR_OE or PL011_UART_DR_BE or PL011_UART_DR_PE or PL011_UART_DR_FE;</code> | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 UART receive status/error clear''' <code> PL011_UART_RSRECR_* </code></div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/index.html | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_RSRECR_OE = (1 shl 3);</code> | ||
+ | | Overrun error | ||
+ | |- | ||
+ | | <code>PL011_UART_RSRECR_BE = (1 shl 2);</code> | ||
+ | | Break error | ||
+ | |- | ||
+ | | <code>PL011_UART_RSRECR_PE = (1 shl 1);</code> | ||
+ | | Parity error | ||
+ | |- | ||
+ | | <code>PL011_UART_RSRECR_FE = (1 shl 0);</code> | ||
+ | | Framing error | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 UART flag''' <code> PL011_UART_FR_* </code></div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/index.html | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_FR_RI = (1 shl 8);</code> | ||
+ | | Unsupported, write zero, read as don't care | ||
+ | |- | ||
+ | | <code>PL011_UART_FR_TXFE = (1 shl 7);</code> | ||
+ | | Transmit FIFO empty | ||
+ | |- | ||
+ | | <code>PL011_UART_FR_RXFF = (1 shl 6);</code> | ||
+ | | Receive FIFO full | ||
+ | |- | ||
+ | | <code>PL011_UART_FR_TXFF = (1 shl 5);</code> | ||
+ | | Transmit FIFO full | ||
+ | |- | ||
+ | | <code>PL011_UART_FR_RXFE = (1 shl 4);</code> | ||
+ | | Receive FIFO empty | ||
+ | |- | ||
+ | | <code>PL011_UART_FR_BUSY = (1 shl 3);</code> | ||
+ | | UART busy | ||
+ | |- | ||
+ | | <code>PL011_UART_FR_DCD = (1 shl 2);</code> | ||
+ | | Unsupported, write zero, read as don't care | ||
+ | |- | ||
+ | | <code>PL011_UART_FR_DSR = (1 shl 1);</code> | ||
+ | | Unsupported, write zero, read as don't care | ||
+ | |- | ||
+ | | <code>PL011_UART_FR_CTS = (1 shl 0);</code> | ||
+ | | Clear to send (This bit is the complement of the UART clear to send, nUARTCTS, modem status input. That is, the bit is 1 when nUARTCTS is LOW) | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 UART integer baud rate divisor''' <code> PL011_UART_IBRD_* </code></div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/index.htm | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_IBRD_MASK = ($FFFF shl 0);</code> | ||
+ | | style="width: 50%;"| | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 UART fractional baud rate divisor''' <code> PL011_UART_FBRD_* </code></div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/index.htm | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_FBRD_MASK = ($3F shl 0);</code> | ||
+ | | style="width: 50%;"| | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 UART line control''' <code> PL011_UART_LCRH_* </code></div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/index.html | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_LCRH_SPS = (1 shl 7);</code> | ||
+ | | Stick parity select | ||
+ | |- | ||
+ | | <code>PL011_UART_LCRH_WLEN = (3 shl 5);</code> | ||
+ | | Word length | ||
+ | |- | ||
+ | | <code>PL011_UART_LCRH_WLEN8 = (3 shl 5);</code> | ||
+ | | 8 bits | ||
+ | |- | ||
+ | | <code>PL011_UART_LCRH_WLEN7 = (2 shl 5);</code> | ||
+ | | 7 bits | ||
+ | |- | ||
+ | | <code>PL011_UART_LCRH_WLEN6 = (1 shl 5);</code> | ||
+ | | 6 bits | ||
+ | |- | ||
+ | | <code>PL011_UART_LCRH_WLEN5 = (0 shl 5);</code> | ||
+ | | 5 bits | ||
+ | |- | ||
+ | | <code>PL011_UART_LCRH_FEN = (1 shl 4);</code> | ||
+ | | Enable FIFOs | ||
+ | |- | ||
+ | | <code>PL011_UART_LCRH_STP2 = (1 shl 3);</code> | ||
+ | | Two stop bits select | ||
+ | |- | ||
+ | | <code>PL011_UART_LCRH_EPS = (1 shl 2);</code> | ||
+ | | Even parity select (0 = odd parity/1 = even parity) | ||
+ | |- | ||
+ | | <code>PL011_UART_LCRH_PEN = (1 shl 1);</code> | ||
+ | | Parity enable | ||
+ | |- | ||
+ | | <code>PL011_UART_LCRH_BRK = (1 shl 0);</code> | ||
+ | | Send break | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 UART control''' <code> PL011_UART_CR_* </code></div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/index.html | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_CR_CTSEN = (1 shl 15);</code> | ||
+ | | CTS hardware flow control enable (If this bit is set to 1 data is only transmitted when the nUARTCTS signal is asserted) | ||
+ | |- | ||
+ | | <code>PL011_UART_CR_RTSEN = (1 shl 14); </code> | ||
+ | | RTS hardware flow control enable (If this bit is set to 1 data is only requested when there is space in the receive FIFO for it to be received) | ||
+ | |- | ||
+ | | <code>PL011_UART_CR_OUT2 = (1 shl 13);</code> | ||
+ | | Unsupported, write zero, read as don't care. | ||
+ | |- | ||
+ | | <code>PL011_UART_CR_OUT1 = (1 shl 12);</code> | ||
+ | | Unsupported, write zero, read as don't care. | ||
+ | |- | ||
+ | | <code>PL011_UART_CR_RTS = (1 shl 11);</code> | ||
+ | | Request to send (This bit is the complement of the UART request to send, nUARTRTS, modem status output. That is, when the bit is programmed to a 1 then nUARTRTS is LOW). | ||
+ | |- | ||
+ | | <code>PL011_UART_CR_DTR = (1 shl 10);</code> | ||
+ | | Unsupported, write zero, read as don't care. | ||
+ | |- | ||
+ | | <code>PL011_UART_CR_RXE = (1 shl 9);</code> | ||
+ | | Receive enable | ||
+ | |- | ||
+ | | <code>PL011_UART_CR_TXE = (1 shl 8);</code> | ||
+ | | Transmit enable | ||
+ | |- | ||
+ | | <code>PL011_UART_CR_LBE = (1 shl 7);</code> | ||
+ | | Loopback enable | ||
+ | |- | ||
+ | |colspan="2"|''Bits 6:3 Reserved - Write as 0, read as don't care'' | ||
+ | |- | ||
+ | | <code>PL011_UART_CR_SIRLP = (1 shl 2);</code> | ||
+ | | Unsupported, write zero, read as don't care. | ||
+ | |- | ||
+ | | <code>PL011_UART_CR_SIREN = (1 shl 1);</code> | ||
+ | | Unsupported, write zero, read as don't care. | ||
+ | |- | ||
+ | | <code>PL011_UART_CR_UARTEN = (1 shl 0);</code> | ||
+ | | UART enable | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 UART interrupt FIFO level select''' <code> PL011_UART_IFLS_* </code></div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/index.html | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_IFLS_RXIFPSEL = (7 shl 9);</code> | ||
+ | | Unsupported, write zero, read as don't care | ||
+ | |- | ||
+ | | <code>PL011_UART_IFLS_TXIFPSEL = (7 shl 6);</code> | ||
+ | | Unsupported, write zero, read as don't care | ||
+ | |- | ||
+ | | <code>PL011_UART_IFLS_RXIFLSEL = (7 shl 3);</code> | ||
+ | | Receive interrupt FIFO level select | ||
+ | |- | ||
+ | | <code>PL011_UART_IFLS_RXIFLSEL1_8 = (0 shl 3);</code> | ||
+ | | b000 = Receive FIFO becomes >= 1/8 full | ||
+ | |- | ||
+ | | <code>PL011_UART_IFLS_RXIFLSEL1_4 = (1 shl 3);</code> | ||
+ | | b001 = Receive FIFO becomes >= 1/4 full | ||
+ | |- | ||
+ | | <code>PL011_UART_IFLS_RXIFLSEL1_2 = (2 shl 3);</code> | ||
+ | | b010 = Receive FIFO becomes >= 1/2 full | ||
+ | |- | ||
+ | | <code>PL011_UART_IFLS_RXIFLSEL3_4 = (3 shl 3);</code> | ||
+ | | b011 = Receive FIFO becomes >= 3/4 full | ||
+ | |- | ||
+ | | <code>PL011_UART_IFLS_RXIFLSEL7_8 = (4 shl 3);</code> | ||
+ | | b100 = Receive FIFO becomes >= 7/8 full | ||
+ | |- | ||
+ | | <code>PL011_UART_IFLS_TXIFLSEL = (7 shl 0);</code> | ||
+ | | Transmit interrupt FIFO level select | ||
+ | |- | ||
+ | | <code>PL011_UART_IFLS_TXIFLSEL1_8 = (0 shl 0);</code> | ||
+ | | b000 = Transmit FIFO becomes <= 1/8 full | ||
+ | |- | ||
+ | | <code>PL011_UART_IFLS_TXIFLSEL1_4 = (1 shl 0);</code> | ||
+ | | b001 = Transmit FIFO becomes <= 1/4 full | ||
+ | |- | ||
+ | | <code>PL011_UART_IFLS_TXIFLSEL1_2 = (2 shl 0);</code> | ||
+ | | b010 = Transmit FIFO becomes <= 1/2 full | ||
+ | |- | ||
+ | | <code>PL011_UART_IFLS_TXIFLSEL3_4 = (3 shl 0);</code> | ||
+ | | b011 = Transmit FIFO becomes <= 3/4 full | ||
+ | |- | ||
+ | | <code>PL011_UART_IFLS_TXIFLSEL7_8 = (4 shl 0);</code> | ||
+ | | b100 = Transmit FIFO becomes <= 7/8 full | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 UART interrupt mask set/clear''' <code> PL011_UART_IMSC_* </code></div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/index.html | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_IMSC_OEIM = (1 shl 10);</code> | ||
+ | | Overrun error interrupt mask | ||
+ | |- | ||
+ | | <code>PL011_UART_IMSC_BEIM = (1 shl 9);</code> | ||
+ | | Break error interrupt mask | ||
+ | |- | ||
+ | | <code>PL011_UART_IMSC_PEIM = (1 shl 8);</code> | ||
+ | | Parity error interrupt mask | ||
+ | |- | ||
+ | | <code>PL011_UART_IMSC_FEIM = (1 shl 7);</code> | ||
+ | | Framing error interrupt mask | ||
+ | |- | ||
+ | | <code>PL011_UART_IMSC_RTIM = (1 shl 6);</code> | ||
+ | | Receive timeout interrupt mask | ||
+ | |- | ||
+ | | <code>PL011_UART_IMSC_TXIM = (1 shl 5);</code> | ||
+ | | Transmit interrupt mask | ||
+ | |- | ||
+ | | <code>PL011_UART_IMSC_RXIM = (1 shl 4);</code> | ||
+ | | Receive interrupt mask | ||
+ | |- | ||
+ | | <code>PL011_UART_IMSC_DSRMIM = (1 shl 3);</code> | ||
+ | | Unsupported, write zero, read as don't care. | ||
+ | |- | ||
+ | | <code>PL011_UART_IMSC_DCDMIM = (1 shl 2);</code> | ||
+ | | Unsupported, write zero, read as don't care. | ||
+ | |- | ||
+ | | <code>PL011_UART_IMSC_CTSMIM = (1 shl 1);</code> | ||
+ | | nUARTCTS modem interrupt mask | ||
+ | |- | ||
+ | | <code>PL011_UART_IMSC_RIMIM = (1 shl 0);</code> | ||
+ | | Unsupported, write zero, read as don't care. | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 UART raw interrupt status''' <code> PL011_UART_RIS_* </code></div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/index.html | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_RIS_OERIS = (1 shl 10);</code> | ||
+ | | Overrun error interrupt status | ||
+ | |- | ||
+ | | <code>PL011_UART_RIS_BERIS = (1 shl 9);</code> | ||
+ | | Break error interrupt status | ||
+ | |- | ||
+ | | <code>PL011_UART_RIS_PERIS = (1 shl 8);</code> | ||
+ | | Parity error interrupt status | ||
+ | |- | ||
+ | | <code>PL011_UART_RIS_FERIS = (1 shl 7);</code> | ||
+ | | Framing error interrupt status | ||
+ | |- | ||
+ | | <code>PL011_UART_RIS_RTRIS = (1 shl 6);</code> | ||
+ | | Receive timeout interrupt status | ||
+ | |- | ||
+ | | <code>PL011_UART_RIS_TXRIS = (1 shl 5);</code> | ||
+ | | Transmit interrupt status | ||
+ | |- | ||
+ | | <code>PL011_UART_RIS_RXRIS = (1 shl 4);</code> | ||
+ | | Receive interrupt status | ||
+ | |- | ||
+ | | <code>PL011_UART_RIS_DSRMRIS = (1 shl 3);</code> | ||
+ | | Unsupported, write zero, read as don't care. | ||
+ | |- | ||
+ | | <code>PL011_UART_RIS_DCDMRIS = (1 shl 2);</code> | ||
+ | | Unsupported, write zero, read as don't care. | ||
+ | |- | ||
+ | | <code>PL011_UART_RIS_CTSMRIS = (1 shl 1);</code> | ||
+ | | nUARTCTS modem interrupt status | ||
+ | |- | ||
+ | | <code>PL011_UART_RIS_RIMRIS = (1 shl 0);</code> | ||
+ | | Unsupported, write zero, read as don't care. | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 UART masked interrupt status''' <code> PL011_UART_MIS_* </code></div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/index.html | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_MIS_OEMIS = (1 shl 10);</code> | ||
+ | | Overrun error masked interrupt status | ||
+ | |- | ||
+ | | <code>PL011_UART_MIS_BEMIS = (1 shl 9);</code> | ||
+ | | Break error masked interrupt status | ||
+ | |- | ||
+ | | <code>PL011_UART_MIS_PEMIS = (1 shl 8);</code> | ||
+ | | Parity error masked interrupt status | ||
+ | |- | ||
+ | | <code>PL011_UART_MIS_FEMIS = (1 shl 7);</code> | ||
+ | | Framing error masked interrupt status | ||
+ | |- | ||
+ | | <code>PL011_UART_MIS_RTMIS = (1 shl 6);</code> | ||
+ | | Receive timeout masked interrupt status | ||
+ | |- | ||
+ | | <code>PL011_UART_MIS_TXMIS = (1 shl 5);</code> | ||
+ | | Transmit masked interrupt status | ||
+ | |- | ||
+ | | <code>PL011_UART_MIS_RXMIS = (1 shl 4);</code> | ||
+ | | Receive masked interrupt status | ||
+ | |- | ||
+ | | <code>PL011_UART_MIS_DSRMMIS = (1 shl 3);</code> | ||
+ | | Unsupported, write zero, read as don't care. | ||
+ | |- | ||
+ | | <code>PL011_UART_MIS_DCDMMIS = (1 shl 2);</code> | ||
+ | | Unsupported, write zero, read as don't care. | ||
+ | |- | ||
+ | | <code>PL011_UART_MIS_CTSMMIS = (1 shl 1);</code> | ||
+ | | nUARTCTS modem masked interrupt status | ||
+ | |- | ||
+ | | <code>PL011_UART_MIS_RIMMIS = (1 shl 0);</code> | ||
+ | | Unsupported, write zero, read as don't care. | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 UART interrupt clear''' <code> PL011_UART_ICR_* </code></div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/index.html | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>PL011_UART_ICR_OEIC = (1 shl 10);</code> | ||
+ | | Overrun error interrupt clear | ||
+ | |- | ||
+ | | <code>PL011_UART_ICR_BEIC = (1 shl 9);</code> | ||
+ | | Break error interrupt clear | ||
+ | |- | ||
+ | | <code>PL011_UART_ICR_PEIC = (1 shl 8);</code> | ||
+ | | Parity error interrupt clear | ||
+ | |- | ||
+ | | <code>PL011_UART_ICR_FEIC = (1 shl 7);</code> | ||
+ | | Framing error interrupt clear | ||
+ | |- | ||
+ | | <code>PL011_UART_ICR_RTIC = (1 shl 6);</code> | ||
+ | | Receive timeout interrupt clear | ||
+ | |- | ||
+ | | <code>PL011_UART_ICR_TXIC = (1 shl 5);</code> | ||
+ | | Transmit interrupt clear | ||
+ | |- | ||
+ | | <code>PL011_UART_ICR_RXIC = (1 shl 4);</code> | ||
+ | | Receive interrupt clear | ||
+ | |- | ||
+ | | <code>PL011_UART_ICR_DSRMIC = (1 shl 3);</code> | ||
+ | | Unsupported, write zero, read as don't care. | ||
+ | |- | ||
+ | | <code>PL011_UART_ICR_DCDMIC = (1 shl 2);</code> | ||
+ | | Unsupported, write zero, read as don't care. | ||
+ | |- | ||
+ | | <code>PL011_UART_ICR_CTSMIC = (1 shl 1);</code> | ||
+ | | nUARTCTS modem interrupt clear | ||
+ | |- | ||
+ | | <code>PL011_UART_ICR_RIMIC = (1 shl 0);</code> | ||
+ | | Unsupported, write zero, read as don't care. | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 UART DMA Control'''</div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/index.html | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | |colspan="2"|''This register is disabled, writing to it has no effect and reading returns 0.'' | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 UART test control'''</div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/index.html | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 UART integration test input'''</div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/index.html | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 UART integration test output'''</div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/index.html | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 20px; padding-bottom: 15px;"> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''PL011 UART test data'''</div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/index.html | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
=== Type definitions === | === Type definitions === | ||
---- | ---- | ||
− | '' | + | |
+ | '''PL011 UART registers''' | ||
+ | |||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial;"> | ||
+ | <code>PPL011UARTRegisters = ^TPL011UARTRegisters;</code> | ||
+ | |||
+ | <code>TPL011UARTRegisters = record</code> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|Note: Layout of the PL011 registers (See: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0183g/I18702.html)) | ||
+ | |- | ||
+ | | <code>DR:LongWord;</code> | ||
+ | | Data Register | ||
+ | |- | ||
+ | | <code>RSRECR:LongWord;</code> | ||
+ | | Receive Status Register/Error Clear Register | ||
+ | |- | ||
+ | | <code>Reserved01:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>Reserved02:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>Reserved03:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>Reserved04:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>FR:LongWord;</code> | ||
+ | | Flag register | ||
+ | |- | ||
+ | | <code>Reserved05:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>ILPR:LongWord;</code> | ||
+ | | IrDA Low-Power Counter Register | ||
+ | |- | ||
+ | | <code>IBRD:LongWord;</code> | ||
+ | | Integer Baud rate divisor | ||
+ | |- | ||
+ | | <code>FBRD:LongWord;</code> | ||
+ | | Fractional Baud rate divisor | ||
+ | |- | ||
+ | | <code>LCRH:LongWord;</code> | ||
+ | | Line Control register | ||
+ | |- | ||
+ | | <code>CR:LongWord;</code> | ||
+ | | Control register | ||
+ | |- | ||
+ | | <code>IFLS:LongWord;</code> | ||
+ | | Interrupt FIFO Level Select Register | ||
+ | |- | ||
+ | | <code>IMSC:LongWord;</code> | ||
+ | | Interrupt Mask Set Clear Register | ||
+ | |- | ||
+ | | <code>RIS:LongWord;</code> | ||
+ | | Raw Interrupt Status Register | ||
+ | |- | ||
+ | | <code>MIS:LongWord;</code> | ||
+ | | Masked Interrupt Status Register | ||
+ | |- | ||
+ | | <code>ICR:LongWord;</code> | ||
+ | | Interrupt Clear Register | ||
+ | |- | ||
+ | | <code>DMACR:LongWord;</code> | ||
+ | | DMA Control Register | ||
+ | |- | ||
+ | | <code>Reserved11:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>Reserved12:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>Reserved13:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>Reserved14:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>Reserved15:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>Reserved16:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>Reserved17:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>Reserved18:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>Reserved19:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>Reserved1A:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>Reserved1B:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>Reserved1C:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>Reserved1D:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>ITCR:LongWord;</code> | ||
+ | | Test Control Register | ||
+ | |- | ||
+ | | <code>ITIP:LongWord;</code> | ||
+ | | Integration Test Input Register | ||
+ | |- | ||
+ | | <code>ITOP:LongWord;</code> | ||
+ | | Integration Test Output Register | ||
+ | |- | ||
+ | | <code>TDR:LongWord;</code> | ||
+ | | Test Data Register | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | |||
+ | '''PL011 UART properties''' | ||
+ | |||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial;"> | ||
+ | <code>PPL011UART = ^TPL011UART;</code> | ||
+ | |||
+ | <code>TPL011UART = record</code> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | |colspan="2"|''UART Properties'' | ||
+ | |- | ||
+ | | <code>UART:TUARTDevice;</code> | ||
+ | | | ||
+ | |- | ||
+ | |colspan="2"|''PL011 Properties'' | ||
+ | |- | ||
+ | | <code>IRQ:LongWord;</code> | ||
+ | | | ||
+ | |- | ||
+ | | <code>Lock:TSpinHandle;</code> | ||
+ | | Device lock (Differs from lock in UART device) (Spin lock due to use by interrupt handler) | ||
+ | |- | ||
+ | | <code>ClockRate:LongWord;</code> | ||
+ | | Device clock rate | ||
+ | |- | ||
+ | | <code>Registers:PPL011UARTRegisters;</code> | ||
+ | | Device registers | ||
+ | |- | ||
+ | |colspan="2"| | ||
+ | |- | ||
+ | | <code>Start:LongWord;</code> | ||
+ | | Index of first available buffer entry | ||
+ | |- | ||
+ | | <code>Count:LongWord;</code> | ||
+ | | Number of available entries in the buffer | ||
+ | |- | ||
+ | | <code>Buffer:array[0..(PL011_UART_RX_BUFFER_SIZE - 1)] of Word;</code> | ||
+ | | Buffer for received data (Includes data and status) | ||
+ | |- | ||
+ | |colspan="2"|''Statistics Properties'' | ||
+ | |- | ||
+ | | <code>InterruptCount:LongWord;</code> | ||
+ | | Number of interrupt requests received by the device | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
=== Public variables === | === Public variables === | ||
---- | ---- | ||
− | '' | + | |
+ | '''PL011 specific variables''' | ||
+ | |||
+ | {| class="wikitable" style="font-size: 14px; text-align: left; width: 100%; height: 50px;" | ||
+ | |- | ||
+ | | <code>PL011_RX_IRQ_MASK:Boolean = False;</code> | ||
+ | | style="width: 40%;"|If True then mask RX interrupts while RX FIFO is not empty (Allows for implementation variations) | ||
+ | |- | ||
+ | |} | ||
+ | <br /> | ||
=== Function declarations === | === Function declarations === | ||
Line 29: | Line 770: | ||
<div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 0px; padding-bottom: 15px;"> | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 0px; padding-bottom: 15px;"> | ||
− | <pre style="border: 0; padding-bottom:0px;">function PL011UARTCreate(Address: | + | <pre style="border: 0; padding-bottom:0px;">function PL011UARTCreate(Address:PtrUInt; const Name:String; IRQ,ClockRate:LongWord):PUARTDevice;</pre> |
<div style="font-size: 14px; padding-left: 12px;">'''Description:''' Create and register a new PL011 UART device which can be accessed using the UART API</div> | <div style="font-size: 14px; padding-left: 12px;">'''Description:''' Create and register a new PL011 UART device which can be accessed using the UART API</div> | ||
<div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
{| class="wikitable" style="font-size: 14px; background: white;" | {| class="wikitable" style="font-size: 14px; background: white;" | ||
|- | |- | ||
− | ! | + | ! Address |
| The address of the PL011 registers | | The address of the PL011 registers | ||
|- | |- | ||
− | ! | + | ! Name |
| The text description of this device which will show in the device list (Optional) | | The text description of this device which will show in the device list (Optional) | ||
|- | |- | ||
− | ! | + | ! IRQ |
| The interrupt number for the PL011 | | The interrupt number for the PL011 | ||
|- | |- | ||
− | ! | + | ! ClockRate |
| The clock source frequency for the PL011 | | The clock source frequency for the PL011 | ||
|- | |- | ||
− | ! | + | ! Return |
| Pointer to the new UART device or nil if the UART device could not be created | | Pointer to the new UART device or nil if the UART device could not be created | ||
|- | |- | ||
Line 58: | Line 799: | ||
{| class="wikitable" style="font-size: 14px; background: white;" | {| class="wikitable" style="font-size: 14px; background: white;" | ||
|- | |- | ||
− | ! | + | ! UART |
| The UART device to destroy | | The UART device to destroy | ||
|- | |- | ||
− | ! | + | ! Return |
| ERROR_SUCCESS if completed or another error code on failure | | ERROR_SUCCESS if completed or another error code on failure | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | |||
+ | '''PL011 UART functions''' | ||
+ | |||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 0px; padding-bottom: 15px;"> | ||
+ | <pre style="border: 0; padding-bottom:0px;">function PL011UARTOpen(UART:PUARTDevice; BaudRate,DataBits,StopBits,Parity,FlowControl:LongWord):LongWord;</pre> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''Description:''' Implementation of UARTDeviceOpen API for PL011 UART</div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | ! Note | ||
+ | | Not intended to be called directly by applications, use UARTDeviceOpen instead. | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 0px; padding-bottom: 15px;"> | ||
+ | <pre style="border: 0; padding-bottom:0px;">function PL011UARTClose(UART:PUARTDevice):LongWord;</pre> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''Description:''' Implementation of UARTDeviceClose API for PL011 UART</div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | ! Note | ||
+ | | Not intended to be called directly by applications, use UARTDeviceClose instead. | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 0px; padding-bottom: 15px;"> | ||
+ | <pre style="border: 0; padding-bottom:0px;">function PL011UARTRead(UART:PUARTDevice; Buffer:Pointer; Size,Flags:LongWord; var Count:LongWord):LongWord;</pre> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''Description:''' Implementation of UARTDeviceRead API for PL011 UART</div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | ! Note | ||
+ | | Not intended to be called directly by applications, use UARTDeviceRead instead. | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 0px; padding-bottom: 15px;"> | ||
+ | <pre style="border: 0; padding-bottom:0px;">function PL011UARTPushRX(UART:PUARTDevice):LongWord;</pre> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''Description:''' To be documented</div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | ! Note | ||
+ | | None documented | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 0px; padding-bottom: 15px;"> | ||
+ | <pre style="border: 0; padding-bottom:0px;">function PL011UARTWrite(UART:PUARTDevice; Buffer:Pointer; Size,Flags:LongWord; var Count:LongWord):LongWord;</pre> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''Description:''' Implementation of UARTDeviceWrite API for PL011 UART</div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | ! Note | ||
+ | | Not intended to be called directly by applications, use UARTDeviceWrite instead. | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 0px; padding-bottom: 15px;"> | ||
+ | <pre style="border: 0; padding-bottom:0px;">function PL011UARTGetStatus(UART:PUARTDevice):LongWord;</pre> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''Description:''' Implementation of UARTDeviceGetStatus API for PL011 UART</div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | ! Note | ||
+ | | Not intended to be called directly by applications, use UARTDeviceGetStatus instead. | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 0px; padding-bottom: 15px;"> | ||
+ | <pre style="border: 0; padding-bottom:0px;">function PL011UARTSetStatus(UART:PUARTDevice; Status:LongWord):LongWord;</pre> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''Description:''' Implementation of UARTDeviceSetStatus API for PL011 UART</div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | ! Note | ||
+ | | Not intended to be called directly by applications, use UARTDeviceSetStatus instead. | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 0px; padding-bottom: 15px;"> | ||
+ | <pre style="border: 0; padding-bottom:0px;">procedure PL011UARTInterruptHandler(UART:PUARTDevice);</pre> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''Description:''' Interrupt handler for the PL011 UART device</div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | ! Note | ||
+ | | Not intended to be called directly by applications | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 0px; padding-bottom: 15px;"> | ||
+ | <pre style="border: 0; padding-bottom:0px;">procedure PL011UARTReceive(UART:PUARTDevice);</pre> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''Description:''' Receive handler for the PL011 UART device</div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | ! Note | ||
+ | | Not intended to be called directly by applications | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 0px; padding-bottom: 15px;"> | ||
+ | <pre style="border: 0; padding-bottom:0px;">procedure PL011UARTTransmit(UART:PUARTDevice);</pre> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''Description:''' Transmit handler for the PL011 UART device</div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | ! Note | ||
+ | | Not intended to be called directly by applications | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 0px; padding-bottom: 15px;"> | ||
+ | <pre style="border: 0; padding-bottom:0px;">procedure PL011UARTEnableInterrupt(UART:PPL011UART; Interrupt:LongWord);</pre> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''Description:''' Enable the specified interrupt in the interrupt mask register of a PL011 UART device</div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | ! UART | ||
+ | | The PL011 UART device to enable the interrupt for | ||
+ | |- | ||
+ | ! Interrupt | ||
+ | | The interrupt to enable | ||
+ | |- | ||
+ | ! Note | ||
+ | | Caller must hold the UART lock | ||
+ | |- | ||
+ | |} | ||
+ | </div></div> | ||
+ | <br /> | ||
+ | <div class="toccolours mw-collapsible mw-collapsed" style="border: 1; font-family: arial; padding-top: 0px; padding-bottom: 15px;"> | ||
+ | <pre style="border: 0; padding-bottom:0px;">procedure PL011UARTDisableInterrupt(UART:PPL011UART; Interrupt:LongWord);</pre> | ||
+ | <div style="font-size: 14px; padding-left: 12px;">'''Description:''' Disable the specified interrupt in the interrupt mask register of a PL011 UART device</div> | ||
+ | <div class="mw-collapsible-content" style="text-align: left; padding-left: 5px;"> | ||
+ | {| class="wikitable" style="font-size: 14px; background: white;" | ||
+ | |- | ||
+ | ! Network | ||
+ | | The PL011 UART device to disable the interrupt for | ||
+ | |- | ||
+ | ! Interrupt | ||
+ | | The interrupt to disable | ||
+ | |- | ||
+ | ! Note | ||
+ | | Caller must hold the UART lock | ||
|- | |- | ||
|} | |} |
Latest revision as of 05:46, 31 August 2021
Return to Unit Reference
Contents
[hide]Description
ARM PrimeCell PL011 UART Driver unit
Constants
[Expand]
PL011 specific constants
PL011_*
[Expand]
PL011 UART data
PL011_UART_DR_*
[Expand]
PL011 UART receive status/error clear
PL011_UART_RSRECR_*
[Expand]
PL011 UART flag
PL011_UART_FR_*
[Expand]
PL011 UART integer baud rate divisor
PL011_UART_IBRD_*
[Expand]
PL011 UART fractional baud rate divisor
PL011_UART_FBRD_*
[Expand]
PL011 UART line control
PL011_UART_LCRH_*
[Expand]
PL011 UART control
PL011_UART_CR_*
[Expand]
PL011 UART interrupt FIFO level select
PL011_UART_IFLS_*
[Expand]
PL011 UART interrupt mask set/clear
PL011_UART_IMSC_*
[Expand]
PL011 UART raw interrupt status
PL011_UART_RIS_*
[Expand]
PL011 UART masked interrupt status
PL011_UART_MIS_*
[Expand]
PL011 UART interrupt clear
PL011_UART_ICR_*
[Expand]
PL011 UART DMA Control
[Expand]
PL011 UART test control
[Expand]
PL011 UART integration test input
[Expand]
PL011 UART integration test output
[Expand]
PL011 UART test data
Type definitions
PL011 UART registers
PL011 UART properties
Public variables
PL011 specific variables
PL011_RX_IRQ_MASK:Boolean = False;
|
If True then mask RX interrupts while RX FIFO is not empty (Allows for implementation variations) |
Function declarations
PL011 functions
[Expand]
function PL011UARTCreate(Address:PtrUInt; const Name:String; IRQ,ClockRate:LongWord):PUARTDevice;
Description: Create and register a new PL011 UART device which can be accessed using the UART API
[Expand]
function PL011UARTDestroy(UART:PUARTDevice):LongWord;
Description: Close, deregister and destroy a PL011 UART device created by this driver
PL011 UART functions
[Expand]
function PL011UARTOpen(UART:PUARTDevice; BaudRate,DataBits,StopBits,Parity,FlowControl:LongWord):LongWord;
Description: Implementation of UARTDeviceOpen API for PL011 UART
[Expand]
function PL011UARTClose(UART:PUARTDevice):LongWord;
Description: Implementation of UARTDeviceClose API for PL011 UART
[Expand]
function PL011UARTRead(UART:PUARTDevice; Buffer:Pointer; Size,Flags:LongWord; var Count:LongWord):LongWord;
Description: Implementation of UARTDeviceRead API for PL011 UART
[Expand]
function PL011UARTWrite(UART:PUARTDevice; Buffer:Pointer; Size,Flags:LongWord; var Count:LongWord):LongWord;
Description: Implementation of UARTDeviceWrite API for PL011 UART
[Expand]
function PL011UARTGetStatus(UART:PUARTDevice):LongWord;
Description: Implementation of UARTDeviceGetStatus API for PL011 UART
[Expand]
function PL011UARTSetStatus(UART:PUARTDevice; Status:LongWord):LongWord;
Description: Implementation of UARTDeviceSetStatus API for PL011 UART
[Expand]
procedure PL011UARTInterruptHandler(UART:PUARTDevice);
Description: Interrupt handler for the PL011 UART device
[Expand]
procedure PL011UARTReceive(UART:PUARTDevice);
Description: Receive handler for the PL011 UART device
[Expand]
procedure PL011UARTTransmit(UART:PUARTDevice);
Description: Transmit handler for the PL011 UART device
[Expand]
procedure PL011UARTEnableInterrupt(UART:PPL011UART; Interrupt:LongWord);
Description: Enable the specified interrupt in the interrupt mask register of a PL011 UART device
[Expand]
procedure PL011UARTDisableInterrupt(UART:PPL011UART; Interrupt:LongWord);
Description: Disable the specified interrupt in the interrupt mask register of a PL011 UART device
Return to Unit Reference