Difference between revisions of "Unit BCM2835"

Revision as of 05:21, 19 December 2016

IRQs 0-63 are those shared between the GPU and CPU, IRQs 64+ are CPU-specific
IRQs 0 to 31 appear in the IRQ_pending_1 register

System Timer
`BCM2835_IRQ_SYSTEM_TIMER_0 = 0;`	Already used by the VideoCore GPU (Do not use)
`BCM2835_IRQ_SYSTEM_TIMER_1 = 1;`
`BCM2835_IRQ_SYSTEM_TIMER_2 = 2;`	Already used by the VideoCore GPU (Do not use)
`BCM2835_IRQ_SYSTEM_TIMER_3 = 3;`
Codec
`BCM2835_IRQ_CODEC0 = 4;`
`BCM2835_IRQ_CODEC1 = 5;`
`BCM2835_IRQ_CODEC2 = 6;`
JPEG
`BCM2835_IRQ_JPEG = 7;`	Also available as IRQ 74 in the IRQ_basic_pending register
ISP
`BCM2835_IRQ_ISP = 8;`
USB (Synopsys DesignWare Hi-Speed USB 2.0 On-The-Go Controller)
`BCM2835_IRQ_USB = 9;`	Also available as IRQ 75 in the IRQ_basic_pending register
3D
`BCM2835_IRQ_3D = 10;`	Also available as IRQ 76 in the IRQ_basic_pending register
Transposer
`BCM2835_IRQ_TRANSPOSER = 11;`
Multicore Sync
`BCM2835_IRQ_MULTICORESYNC0 = 12;`
`BCM2835_IRQ_MULTICORESYNC1 = 13;`
`BCM2835_IRQ_MULTICORESYNC2 = 14;`
`BCM2835_IRQ_MULTICORESYNC3 = 15;`
DMA
`BCM2835_IRQ_DMA0 = 16;`
`BCM2835_IRQ_DMA1 = 17;`
`BCM2835_IRQ_DMA2 = 18;`	Also available as IRQ 77 in the IRQ_basic_pending register
`BCM2835_IRQ_DMA3 = 19;`	Also available as IRQ 78 in the IRQ_basic_pending register
`BCM2835_IRQ_DMA4 = 20;`
`BCM2835_IRQ_DMA5 = 21;`
`BCM2835_IRQ_DMA6 = 22;`
`BCM2835_IRQ_DMA7 = 23;`
`BCM2835_IRQ_DMA8 = 24;`
`BCM2835_IRQ_DMA9 = 25;`
`BCM2835_IRQ_DMA10 = 26;`
`BCM2835_IRQ_DMA11_14 = 27;`	BCM2835_IRQ_DMA11 This IRQ is actually shared between DMA channels 11, 12, 13 and 14
`BCM2835_IRQ_DMA_ALL = 28;`	BCM2835_IRQ_DMA12 This IRQ is triggered by any DMA channel (all channels interrupt to allow DMA FIQ)
AUX (UART1, SPI1 and SPI2)
`BCM2835_IRQ_AUX = 29;`
ARM
`BCM2835_IRQ_ARM = 30;`
GPUDMA
`BCM2835_IRQ_GPUDMA = 31;`
IRQs 32 to 63 appear in the IRQ_pending_2 register

Hostport
`BCM2835_IRQ_HOSTPORT = 32;`
Videoscaler
`BCM2835_IRQ_VIDEOSCALER = 33;`
CCP2TX
`BCM2835_IRQ_CCP2TX = 34;`
SDC
`BCM2835_IRQ_SDC = 35;`
DSI0
`BCM2835_IRQ_DSI0 = 36;`
AVE
`BCM2835_IRQ_AVE = 37;`
CAM
`BCM2835_IRQ_CAM0 = 38;`
`BCM2835_IRQ_CAM1 = 39;`
HDMI
`BCM2835_IRQ_HDMI0 = 40;`
`BCM2835_IRQ_HDMI1 = 41;`
Pixelvalve
`BCM2835_IRQ_PIXELVALVE1 = 42;`
I2C / SPI Slave
`BCM2835_IRQ_I2CSPI = 43;`
DSI1
`BCM2835_IRQ_DSI1 = 44;`
PWA
`BCM2835_IRQ_PWA0 = 45;`
`BCM2835_IRQ_PWA1 = 46;`
CPR
`BCM2835_IRQ_CPR = 47;`
SMI
`BCM2835_IRQ_SMI = 48;`
GPIO
`BCM2835_IRQ_GPIO_0 = 49;`	Bank0
`BCM2835_IRQ_GPIO_1 = 50;`	Bank1
`BCM2835_IRQ_GPIO_2 = 51;`	Bank2 (Non existent in BCM2835)
`BCM2835_IRQ_GPIO_ALL = 52;`	BCM2835_IRQ_GPIO_3 Any Bank (all banks interrupt to allow GPIO FIQ)
I2C
`BCM2835_IRQ_I2C = 53;`	Also available as IRQ 79 in the IRQ_basic_pending register
SPI
`BCM2835_IRQ_SPI = 54;`	Also available as IRQ 80 in the IRQ_basic_pending register
I2S PCM sound
`BCM2835_IRQ_I2SPCM = 55;`	Also available as IRQ 81 in the IRQ_basic_pending register
SDIO
`BCM2835_IRQ_SDIO = 56;`	Also available as IRQ 82 in the IRQ_basic_pending register
PL011 UART
`BCM2835_IRQ_PL011 = 57;`	Also available as IRQ 83 in the IRQ_basic_pending register
Slimbus
`BCM2835_IRQ_SLIMBUS = 58;`
VEC
`BCM2835_IRQ_VEC = 59;`
CPG
`BCM2835_IRQ_CPG = 60;`
RNG
`BCM2835_IRQ_RNG = 61;`
SD card host controller (EMMC)
`BCM2835_IRQ_SDHCI = 62;`	Also available as IRQ 84 in the IRQ_basic_pending register
AVSPMON
`BCM2835_IRQ_AVSPMON = 63;`
IRQs 64 to 84 appear in the IRQ_basic_pending register

ARM Timer
`BCM2835_IRQ_ARM_TIMER = 64;`	ARM IRQ 0
ARM Mailbox
`BCM2835_IRQ_ARM_MAILBOX = 65;`	ARM IRQ 1
ARM Doorbell
`BCM2835_IRQ_ARM_DOORBELL0 = 66;`	ARM IRQ 2
`BCM2835_IRQ_ARM_DOORBELL1 = 67;`	ARM IRQ 3
ARM GPU Halted
`BCM2835_IRQ_ARM_GPU0HALTED = 68;`	ARM IRQ 4
`BCM2835_IRQ_ARM_GPU1HALTED = 69;`	ARM IRQ 5
ARM Illegal Access
`BCM2835_IRQ_ARM_ILLEGALTYPE0 = 70;`	ARM IRQ 6
`BCM2835_IRQ_ARM_ILLEGALTYPE1 = 71;`	ARM IRQ 7
ARM Pending
`BCM2835_IRQ_ARM_PENDING0 = 72;`	ARM IRQ 8
`BCM2835_IRQ_ARM_PENDING1 = 73;`	ARM IRQ 9
ARM JPEG
`BCM2835_IRQ_ARM_JPEG = 74;`	ARM IRQ 10
ARM USB
`BCM2835_IRQ_ARM_USB = 75;`	ARM IRQ 11
ARM 3D
`BCM2835_IRQ_ARM_3D = 76;`	ARM IRQ 12
ARM DMA
`BCM2835_IRQ_ARM_DMA2 = 77;`	ARM IRQ 13
`BCM2835_IRQ_ARM_DMA3 = 78;`	ARM IRQ 14
ARM I2C
`BCM2835_IRQ_ARM_I2C = 79;`	ARM IRQ 15
ARM SPI
`BCM2835_IRQ_ARM_SPI = 80;`	ARM IRQ 16
ARM I2SPCM
`BCM2835_IRQ_ARM_I2SPCM = 81;`	ARM IRQ 17
ARM SDIO
`BCM2835_IRQ_ARM_SDIO = 82;`	ARM IRQ 18
ARM PL011 UART
`BCM2835_IRQ_ARM_PL011 = 83;`	ARM IRQ 19
ARM SDHCI
`BCM2835_IRQ_ARM_SDHCI = 84;`	ARM IRQ 20
IRQs 85 to 95 (ARM IRQs 21 to 31) are not assigned

Number of IRQs shared between the GPU and ARM (These correspond to the IRQs that show up in the IRQ_pending_1 and IRQ_pending_2 registers)
`BCM2835_GPU_IRQ_COUNT = 64;`
Number of ARM specific IRQs (These correspond to IRQs that show up in the first 8 bits of IRQ_basic_pending)
`BCM2835_ARM_IRQ_COUNT = 32;`	Previously 8
Total number of IRQs available
`BCM2835_IRQ_COUNT = BCM2835_GPU_IRQ_COUNT + BCM2835_ARM_IRQ_COUNT;`	72
Total number of FIQs available
`BCM2835_FIQ_COUNT = 1;`

[Expand]

BCM2835 system timer frequency constants BCM2835_SYSTEM_TIMER_*

[Expand]

BCM2835 DMA control and status constants BCM2835_DMA_CS_*

See Section 4

`BCM2835_DMA_CS_ACTIVE = (1 shl 0);`	Activate the DMA (This bit enables the DMA. The DMA will start if this bit is set and the CB_ADDR is non zero. The DMA transfer can be paused and resumed by clearing, then setting it again)
`BCM2835_DMA_CS_END = (1 shl 1);`	DMA End Flag (Set when the transfer described by the current control block is complete. Write 1 to clear)
`BCM2835_DMA_CS_INT = (1 shl 2);`	Interrupt Status (This is set when the transfer for the CB ends and INTEN is set to 1. Write 1 to clear)
`BCM2835_DMA_CS_DREQ = (1 shl 3);`	DREQ State (Indicates the state of the selected DREQ (Data Request) signal, ie. the DREQ selected by the PERMAP field of the transfer info)
`BCM2835_DMA_CS_PAUSED = (1 shl 4);`	DMA Paused State (Indicates if the DMA is currently paused and not transferring data)
`BCM2835_DMA_CS_DREQ_PAUSED = (1 shl 5);`	DMA Paused by DREQ State (Indicates if the DMA is currently paused and not transferring data due to the DREQ being inactive)
`BCM2835_DMA_CS_WAITING_FOR_OUTSTANDING_WRITES = (1 shl 6);`	DMA is Waiting for the Last Write to be Received (Indicates if the DMA is currently waiting for any outstanding writes to be received, and is not transferring data)
Bit 7 Reserved - Write as 0, read as don't care
`BCM2835_DMA_CS_ERROR = (1 shl 8);`	DMA Error (Indicates if the DMA has detected an error)
Bits 9:15 Reserved - Write as 0, read as don't care
`BCM2835_DMA_CS_PRIORITY = ($F shl 16);`	AXI Priority Level (Sets the priority of normal AXI bus transactions. Zero is the lowest priority)
`BCM2835_DMA_CS_PANIC_PRIORITY = ($F shl 20);`	AXI Panic Priority Level (Sets the priority of panicking AXI bus transactions)
Bits 24:27 Reserved - Write as 0, read as don't care
`BCM2835_DMA_CS_WAIT_FOR_OUTSTANDING_WRITES = (1 shl 28);`	Wait for outstanding writes (When set to 1, the DMA will keep a tally of the AXI writes going out and the write responses coming in)
`BCM2835_DMA_CS_DISDEBUG = (1 shl 29);`	Disable debug pause signal (When set to 1, the DMA will not stop when the debug pause signal is asserted)
`BCM2835_DMA_CS_ABORT = (1 shl 30);`	Abort DMA (Writing a 1 to this bit will abort the current DMA CB. The DMA will load the next CB and attempt to continue. The bit cannot be read, and will self clear)
`BCM2835_DMA_CS_RESET = (1 shl 31);`	DMA Channel Reset (Writing a 1 to this bit will reset the DMA. The bit cannot be read, and will self clear)

`BCM2835_DMA_CS_PRIORITY_DEFAULT = 0;`

[Expand]

BCM2835 DMA transfer information constants BCM2835_DMA_TI_*

See Section 4

`BCM2835_DMA_TI_INTEN = (1 shl 0);`	Interrupt Enable (1 = Generate an interrupt when the transfer described by the current Control Block completes)
`BCM2835_DMA_TI_2DMODE = (1 shl 1);`	2D Mode (1 = 2D mode interpret the TXFR_LEN register as YLENGTH number of transfers each of XLENGTH, and add the strides to the address after each transfer)
Bit 2 Reserved - Write as 0, read as don't care
`BCM2835_DMA_TI_WAIT_RESP = (1 shl 3);`	Wait for a Write Response (When set this makes the DMA wait until it receives the AXI write response for each write. This ensures that multiple writes cannot get stacked in the AXI bus pipeline)
`BCM2835_DMA_TI_DEST_INC = (1 shl 4);`	Destination Address Increment (1 = Destination address increments after each write The address will increment by 4, if DEST_WIDTH=0 else by 32)
`BCM2835_DMA_TI_DEST_WIDTH = (1 shl 5);`	Destination Transfer Width (1 = Use 128-bit destination write width. 0 = Use 32-bit destination write width)
`BCM2835_DMA_TI_DEST_DREQ = (1 shl 6);`	Control Destination Writes with DREQ (1 = The DREQ selected by PERMAP will gate the destination writes)
`BCM2835_DMA_TI_DEST_IGNORE = (1 shl 7);`	Ignore Writes (1 = Do not perform destination writes. 0 = Write data to destination)
`BCM2835_DMA_TI_SRC_INC = (1 shl 8);`	Source Address Increment (1 = Source address increments after each read. The address will increment by 4, if S_WIDTH=0 else by 32)
`BCM2835_DMA_TI_SRC_WIDTH = (1 shl 9);`	Source Transfer Width (1 = Use 128-bit source read width. 0 = Use 32-bit source read width)
`BCM2835_DMA_TI_SRC_DREQ = (1 shl 10);`	Control Source Reads with DREQ (1 = The DREQ selected by PERMAP will gate the source reads)
`BCM2835_DMA_TI_SRC_IGNORE = (1 shl 11);`	Ignore Reads (1 = Do not perform source reads. In addition, destination writes will zero all the write strobes. This is used for fast cache fill operations)
`BCM2835_DMA_TI_BURST_LENGTH = ($F shl 12);`	Burst Transfer Length (Indicates the burst length of the DMA transfers)
`BCM2835_DMA_TI_PERMAP = ($1F shl 16);`	Peripheral Mapping (Indicates the peripheral number (1-31) whose ready signal shall be used to control the rate of the transfers)
`BCM2835_DMA_TI_WAITS = ($3E shl 21);`	Add Wait Cycles (This slows down the DMA throughput by setting the number of dummy cycles burnt after each DMA read or write operation is completed)
`BCM2835_DMA_TI_NO_WIDE_BURSTS = (1 shl 26);`	Don't Do wide writes as a 2 beat burst (This prevents the DMA from issuing wide writes as 2 beat AXI bursts. This is an inefficient access mode, so the default is to use the bursts)
Bits 27:31 Reserved - Write as 0, read as don't care

Note: BCM2835_DMA_TI_2DMODE, BCM2835_DMA_TI_DEST_IGNORE, BCM2835_DMA_TI_SRC_IGNORE and BCM2835_DMA_TI_NO_WIDE_BURSTS not available on DMA Lite channels

`BCM2835_DMA_TI_PERMAP_SHIFT = 16;`
`BCM2835_DMA_TI_BURST_LENGTH_SHIFT = 12;`

`BCM2835_DMA_TI_BURST_LENGTH_DEFAULT = 0;`

[Expand]

BCM2835 DMA transfer length constants BCM2835_DMA_TXFR_LEN_*

[Expand]

BCM2835 DMA 2D stride constants BCM2835_DMA_STRIDE_*

[Expand]

BCM2835 DMA debug constants BCM2835_DMA_DEBUG_*

[Expand]

BCM2835 DMA engine interrupt status constants BCM2835_DMA_INT_STATUS_*

[Expand]

BCM2835 DMA engine enable constants BCM2835_DMA_ENABLE_*

[Expand]

BCM2835 DMA engine DREQ peripheral constants BCM2835_DMA_DREQ_*

[Expand]

BCM2835 BSC (I2C0/1/2) control constants BCM2835_BSC_C_*

[Expand]

BCM2835 BSC (I2C0/1/2) status constants BCM2835_BSC_S_*

[Expand]

BCM2835 BSC (I2C0/1/2) data length constants BCM2835_BSC_DLEN_*

[Expand]

BCM2835 BSC (I2C0/1/2) slave address constants BCM2835_BSC_A_*

[Expand]

BCM2835 BSC (I2C0/1/2) data FIFO constants BCM2835_BSC_FIFO_*

[Expand]

BCM2835 BSC (I2C0/1/2) clock divider constants BCM2835_BSC_CDIV_*

[Expand]

BCM2835 BSC (I2C0/1/2) data delay constants BCM2835_BSC_DEL_*

[Expand]

BCM2835 BSC (I2C0/1/2) clock stretch timeout constants BCM2835_BSC_CLKT_TOUT_*

[Expand]

BCM2835 SPI0 constants BCM2835_SPI0_*

See Section 10.5

`BCM2835_SPI0_CS_LEN_LONG = (1 shl 25);`	Enable Long data word in Lossi mode if DMA_LEN is set (0 = writing to the FIFO will write a single byte / 1 = writing to the FIFO will write a 32 bit word)
`BCM2835_SPI0_CS_DMA_LEN = (1 shl 24);`	Enable DMA mode in Lossi mode
`BCM2835_SPI0_CS_CSPOL2 = (1 shl 23);`	Chip Select 2 Polarity (0 = Chip select is active low / 1 = Chip select is active high)
`BCM2835_SPI0_CS_CSPOL1 = (1 shl 22);`	Chip Select 1 Polarity (0 = Chip select is active low / 1 = Chip select is active high)
`BCM2835_SPI0_CS_CSPOL0 = (1 shl 21);`	Chip Select 0 Polarity (0 = Chip select is active low / 1 = Chip select is active high)
`BCM2835_SPI0_CS_RXF = (1 shl 20);`	RXF - RX FIFO Full (0 = RXFIFO is not full / 1 = RX FIFO is full. No further serial data will be sent/received until data is read from FIFO)
`BCM2835_SPI0_CS_RXR = (1 shl 19);`	RXR RX FIFO needs Reading (full) (0 = RX FIFO is less than full (or not active TA = 0) / 1 = RX FIFO is or more full. Cleared by reading sufficient data from the RX FIFO or setting TA to 0)
`BCM2835_SPI0_CS_TXD = (1 shl 18);`	TXD TX FIFO can accept Data (0 = TX FIFO is full and so cannot accept more data / 1 = TX FIFO has space for at least 1 byte)
`BCM2835_SPI0_CS_RXD = (1 shl 17);`	RXD RX FIFO contains Data (0 = RX FIFO is empty / 1 = RX FIFO contains at least 1 byte)
`BCM2835_SPI0_CS_DONE = (1 shl 16);`	DONE Transfer Done (0 = Transfer is in progress (or not active TA = 0) / 1 = Transfer is complete. Cleared by writing more data to the TX FIFO or setting TA to 0)
`BCM2835_SPI0_CS_TE_EN = (1 shl 15);`	Unused
`BCM2835_SPI0_CS_LMONO = (1 shl 14);`	Unused
`BCM2835_SPI0_CS_LEN = (1 shl 13);`	LEN LoSSI enable (0 = The serial interface will behave as an SPI master / 1 = The serial interface will behave as a LoSSI master)
`BCM2835_SPI0_CS_REN = (1 shl 12);`	REN Read Enable. If this bit is set, the SPI peripheral will be able to send data to this device (0 = We intend to write to the SPI peripheral / 1 = We intend to read from the SPI peripheral)
`BCM2835_SPI0_CS_ADCS = (1 shl 11);`	ADCS Automatically Deassert Chip Select (0 = Don t automatically deassert chip select at the end of a DMA transfer chip select is manually controlled by software. / 1 = Automatically deassert chip select at the end of a DMA transfer as determined by SPIDLEN)
`BCM2835_SPI0_CS_INTR = (1 shl 10);`	INTR Interrupt on RXR (0 = Don t generate interrupts on RX FIFO condition / 1 = Generate interrupt while RXR = 1)
`BCM2835_SPI0_CS_INTD = (1 shl 9);`	INTD Interrupt on Done (0 = Don t generate interrupt on transfer complete / 1 = Generate interrupt when DONE = 1)
`BCM2835_SPI0_CS_DMAEN = (1 shl 8);`	DMAEN DMA Enable (0 = No DMA requests will be issued / 1 = Enable DMA operation. Peripheral generates data requests. These will be taken in four-byte words until the SPIDLEN has been reached
`BCM2835_SPI0_CS_TA = (1 shl 7);`	Transfer Active (0 = Transfer not active / 1 = Transfer active)
`BCM2835_SPI0_CS_CSPOL = (1 shl 6);`	Chip Select Polarity (0 = Chip select lines are active low / 1 = Chip select lines are active high
`BCM2835_SPI0_CS_CLEAR_RX = (1 shl 5);`	CLEAR FIFO Clear (00 = No action / x1 = Clear TX FIFO. One shot operation / 1x = Clear RX FIFO. One shot operation)
`BCM2835_SPI0_CS_CLEAR_TX = (1 shl 4);`	As above
`BCM2835_SPI0_CS_CPOL = (1 shl 3);`	Clock Polarity (0 = Rest state of clock = low / 1 = Rest state of clock = high)
`BCM2835_SPI0_CS_CPHA = (1 shl 2);`	Clock Phase (0 = First SCLK transition at middle of data bit / 1 = First SCLK transition at beginning of data bit)
`BCM2835_SPI0_CS_CS_0 = (0 shl 0);`	Chip Select (00 = Chip select 0 / 01 = Chip select 1 / 10 = Chip select 2 / 11 = Reserved
`BCM2835_SPI0_CS_CS_1 = (1 shl 0);`	As above
`BCM2835_SPI0_CS_CS_2 = (2 shl 0);`	As above

`BCM2835_SPI0_CS_CS_MASK = (3 shl 0);`

`BCM2835_SPI0_FIFO_DMA_DATA = $FFFFFFFF;`	DMA Mode (DMAEN set) If TA is clear, the first 32-bit write to this register will control SPIDLEN and SPICS. Subsequent reads and writes will be taken as four-byte data words to be read/written to the FIFOs
`BCM2835_SPI0_FIFO_IRQ_DATA = $000000FF;`	Poll/Interrupt Mode (DMAEN clear, TA set) Writes to the register write bytes to TX FIFO. Reads from register read bytes from the RX FIFO

`BCM2835_SPI0_CLK_CDIV = $0000FFFF;`	Clock Divider (SCLK = Core Clock / CDIV) If CDIV is set to 0, the divisor is 65536. The divisor must be a multiple of 2. Odd numbers rounded down. The maximum SPI clock rate is of the APB clock

`BCM2835_SPI0_DLEN_LEN = $0000FFFF;`	Data Length. The number of bytes to transfer. This field is only valid for DMA mode (DMAEN set) and controls how many bytes to transmit (and therefore receive)

`BCM2835_SPI0_LTOH_TOH = $0000000F;`	This sets the Output Hold delay in APB clocks (A value of 0 causes a 1 clock delay)

`BCM2835_SPI0_DC_RPANIC = ($FF shl 24);`	DMA Read Panic Threshold (Generate the Panic signal to the RX DMA engine whenever the RX FIFO level is greater than this amount)
`BCM2835_SPI0_DC_RDREQ = ($FF shl 16);`	DMA Read Request Threshold (Generate A DREQ to the RX DMA engine whenever the RX FIFO level is greater than this amount) (RX DREQ is also generated if thetransfer has finished but the RXFIFO isn't empty)
`BCM2835_SPI0_DC_TPANIC = ($FF shl 8);`	DMA Write Panic Threshold (Generate the Panic signal to the TX DMA engine whenever the TX FIFO level is less than or equal to this amount)
`BCM2835_SPI0_DC_TDREQ = ($FF shl 0);`	DMA Write Request Threshold (Generate a DREQ signal to the TX DMA engine whenever the TX FIFO level is less than or equal to this amount)

[Expand]

BCM2835 PWM control constants BCM2835_PWM_CTL_*

[Expand]

BCM2835 PWM status constants BCM2835_PWM_STA_*

[Expand]

BCM2835 PWM DMA configuration constants CM2835_PWM_DMAC_*

[Expand]

BCM2835 PWM constants BCM2835_PWM_*

[Expand]

BCM2835 PL011 UART data constants BCM2835_PL011_DR_*

[Expand]

BCM2835 PL011 UART receive status / error clear constants BCM2835_PL011_RSRECR_*

[Expand]

BCM2835 PL011 UART flag constants BCM2835_PL011_FR_*

[Expand]

BCM2835 PL011 UART IrDA constants

[Expand]

BCM2835 PL011 UART integer baud rate divisor constants BCM2835_PL011_IBRD_*

[Expand]

BCM2835 PL011 UART fractional baud rate divisor constants BCM2835_PL011_FBRD_*

[Expand]

BCM2835 PL011 UART line control constants BCM2835_PL011_LCRH_*

[Expand]

BCM2835 PL011 UART control constants BCM2835_PL011_CR_*

[Expand]

BCM2835 PL011 UART interrupt FIFO level select constants BCM2835_PL011_IFLS_*

[Expand]

BCM2835 PL011 UART interrupt mask set/clear constants BCM2835_PL011_IMSC_*

[Expand]

BCM2835 PL011 UART raw interrupt status constants BCM2835_PL011_RIS_*

[Expand]

BCM2835 PL011 UART masked interrupt status constants BCM2835_PL011_MIS_*

[Expand]

BCM2835 PL011 UART interrupt clear constants BCM2835_PL011_ICR_*

[Expand]

BCM2835 PL011 UART DMA control constants

[Expand]

BCM2835 ARM interrupt controller constants BCM2835_ARM_INTERRUPT_*

[Expand]

BCM2835 ARM timer constants BCM2835_ARM_TIMER_*

[Expand]

BCM2835 power management, reset controller and watchdog constants BCM2835_PM_*

[Expand]

BCM2835 random number generator constants BCM2835_RANDOM_*

[Expand]

BCM2835 clock management constants BCM2835_CM_*

[Expand]

BCM2835 clock manager control constants BCM2835_CM_CTL_*

[Expand]

BCM2835 clock manager divisor constants BCM2835_CM_DIV_*

[Expand]

BCM2835 clock manager constants BCM2835_CM_*

`BCM2835_CM_GNRICCTL = $00000000;`	Generic Clock Control
`BCM2835_CM_GNRICDIV = $00000004;`	Generic Clock Divisor
`BCM2835_CM_VPUCTL = $00000008;`	VPU Clock Control
`BCM2835_CM_VPUDIV = $0000000C;`	VPU Clock Divisor
`BCM2835_CM_SYSCTL = $00000010;`	System Clock Control
`BCM2835_CM_SYSDIV = $00000014;`	System Clock Divisor
`BCM2835_CM_PERIACTL = $00000018;`	PERIA Clock Control
`BCM2835_CM_PERIADIV = $0000001C;`	PERIA Clock Divisor
`BCM2835_CM_PERIICTL = $00000020;`	PERII Clock Control
`BCM2835_CM_PERIIDIV = $00000024;`	PERII Clock Divisor
`BCM2835_CM_H264CTL = $00000028;`	H264 Clock Control
`BCM2835_CM_H264DIV = $0000002C;`	H264 Clock Divisor
`BCM2835_CM_ISPCTL = $00000030;`	ISP Clock Control
`BCM2835_CM_ISPDIV = $00000034;`	ISP Clock Divisor
`BCM2835_CM_V3DCTL = $00000038;`	V3D Clock Control
`BCM2835_CM_V3DDIV = $0000003C;`	V3D Clock Divisor
`BCM2835_CM_CAM0CTL = $00000040;`	Camera 0 Clock Control
`BCM2835_CM_CAM0DIV = $00000044;`	Camera 0 Clock Divisor
`BCM2835_CM_CAM1CTL = $00000048;`	Camera 1 Clock Control
`BCM2835_CM_CAM1DIV = $0000004C;`	Camera 1 Clock Divisor
`BCM2835_CM_CCP2CTL = $00000050;`	CCP2 Clock Control
`BCM2835_CM_CCP2DIV = $00000054;`	CCP2 Clock Divisor
`BCM2835_CM_DSI0ECTL = $00000058;`	DSI0E Clock Control
`BCM2835_CM_DSI0EDIV = $0000005C;`	DSI0E Clock Divisor
`BCM2835_CM_DSI0PCTL = $00000060;`	DSI0P Clock Control
`BCM2835_CM_DSI0PDIV = $00000064;`	DSI0P Clock Divisor
`BCM2835_CM_DPICTL = $00000068;`	DPI Clock Control
`BCM2835_CM_DPIDIV = $0000006C;`	DPI Clock Control
`BCM2835_CM_GP0CTL = $00000070;`	General Purpose 0 Clock Control
`BCM2835_CM_GP0DIV = $00000074;`	General Purpose 0 Clock Divisor
`BCM2835_CM_GP1CTL = $00000078;`	General Purpose 1 Clock Control
`BCM2835_CM_GP1DIV = $0000007C;`	General Purpose 1 Clock Divisor
`BCM2835_CM_GP2CTL = $00000080;`	General Purpose 2 Clock Control
`BCM2835_CM_GP2DIV = $00000084;`	General Purpose 2 Clock Divisor
`BCM2835_CM_HSMCTL = $00000088;`	HSM Clock Control
`BCM2835_CM_HSMDIV = $0000008C;`	HSM Clock Divisor
`BCM2835_CM_OTPCTL = $00000090;`	OTP Clock Control
`BCM2835_CM_OTPDIV = $00000094;`	OTP Clock Divisor
`BCM2835_CM_PCMCTL = $00000098;`	PCM / I2S Clock Control
`BCM2835_CM_PCMDIV = $0000009C;`	PCM / I2S Clock Divisor
`BCM2835_CM_PWMCTL = $000000A0;`	PWM Clock Control
`BCM2835_CM_PWMDIV = $000000A4;`	PWM Clock Divisor
`BCM2835_CM_SLIMCTL = $000000A8;`	SLIM Clock Control
`BCM2835_CM_SLIMDIV = $000000AC;`	SLIM Clock Divisor
`BCM2835_CM_SMICTL = $000000B0;`	SMI Clock Control
`BCM2835_CM_SMIDIV = $000000B4;`	SMI Clock Divisor
`BCM2835_CM_TCNTCTL = $000000C0;`	TCNT Clock Control
`BCM2835_CM_TCNTDIV = $000000C4;`	TCNT Clock Divisor
`BCM2835_CM_TECCTL = $000000C8;`	TEC Clock Control
`BCM2835_CM_TECDIV = $000000CC;`	TEC Clock Divisor
`BCM2835_CM_TD0CTL = $000000D0;`	TD0 Clock Control
`BCM2835_CM_TD0DIV = $000000D4;`	TD0 Clock Divisor
`BCM2835_CM_TD1CTL = $000000D8;`	TD1 Clock Control
`BCM2835_CM_TD1DIV = $000000DC;`	TD1 Clock Divisor
`BCM2835_CM_TSENSCTL = $000000E0;`	TSENS Clock Control
`BCM2835_CM_TSENSDIV = $000000E4;`	TSENS Clock Divisor
`BCM2835_CM_TIMERCTL = $000000E8;`	Timer Clock Control
`BCM2835_CM_TIMERDIV = $000000EC;`	Timer Clock Divisor
`BCM2835_CM_UARTCTL = $000000F0;`	UART Clock Control
`BCM2835_CM_UARTDIV = $000000F4;`	UART Clock Divisor
`BCM2835_CM_VECCTL = $000000F8;`	VEC Clock Control
`BCM2835_CM_VECDIV = $000000FC;`	VEC Clock Divisor

`BCM2835_CM_OSCCOUNT = $00000100;`	Oscillator Count
`BCM2835_CM_PLLA = $00000104;`	PLLA
`BCM2835_CM_PLLC = $00000108;`	PLLC
`BCM2835_CM_PLLD = $0000010C;`	PLLD
`BCM2835_CM_PLLH = $00000110;`	PLLH
`BCM2835_CM_LOCK = $00000114;`	Lock
`BCM2835_CM_EVENT = $00000118;`	Event
`BCM2835_CM_INTEN = $00000118;`	INTEN
`BCM2835_CM_DSI0HSCK = $00000120;`	DSI0HSCK
`BCM2835_CM_CKSM = $00000124;`	CKSM
`BCM2835_CM_OSCFREQI = $00000128;`	Oscillator Frequency Integer
`BCM2835_CM_OSCFREQF = $0000012C;`	Oscillator Frequency Fraction
`BCM2835_CM_PLLTCTL = $00000130;`	PLLT Control
`BCM2835_CM_PLLTCNT0 = $00000134;`	PLLT0 Count
`BCM2835_CM_PLLTCNT1 = $00000138;`	PLLT1 Count
`BCM2835_CM_PLLTCNT2 = $0000013C;`	PLLT2 Count
`BCM2835_CM_PLLTCNT3 = $00000140;`	PLLT3 Count
`BCM2835_CM_TDCLKEN = $00000144;`	TD Clock Enable
`BCM2835_CM_BURSTCTL = $00000148;`	Burst Control
`BCM2835_CM_BURSTCNT = $0000014C;`	Burst Count
`BCM2835_CM_DSI1ECTL = $00000158;`	DSI1E Clock Control
`BCM2835_CM_DSI1EDIV = $0000015C;`	DSI1E Clock Divisor
`BCM2835_CM_DSI1PCTL = $00000160;`	DSI1P Clock Control
`BCM2835_CM_DSI1PDIV = $00000164;`	DSI1P Clock Divisor
`BCM2835_CM_DFTCTL = $00000168;`	DFT Clock Control
`BCM2835_CM_DFTDIV = $0000016C;`	DFT Clock Divisor
`BCM2835_CM_PLLB = $00000170;`	PLLB

`BCM2835_CM_PULSECTL = $00000190;`	Pulse Clock Control
`BCM2835_CM_PULSEDIV = $00000194;`	Pulse Clock Divisor
`BCM2835_CM_SDCCTL = $000001A8;`	SDC Clock Control
`BCM2835_CM_SDCDIV = $000001AC;`	SDC Clock Divisor
`BCM2835_CM_ARMCTL = $000001B0;`	ARM Clock Control
`BCM2835_CM_ARMDIV = $000001B4;`	ARM Clock Divisor
`BCM2835_CM_AVEOCTL = $000001B8;`	AVEO Clock Control
`BCM2835_CM_AVEODIV = $000001BC;`	AVEO Clock Divisor
`BCM2835_CM_EMMCCTL = $000001C0;`	EMMC Clock Control
`BCM2835_CM_EMMCDIV = $000001C4;`	EMMC Clock Divisor

[Expand]

BCM2835 mailbox constants BCM2835_MAILBOX_*

[Expand]

BCM2835 mailbox 0 channel constants BCM2835_MAILBOX0_CHANNEL_*

[Expand]

BCM2835 mailbox 1 channel constants BCM2835_MAILBOX_*

[Expand]

BCM2835 mailbox status flag constants BCM2835_MAILBOX_STATUS_*

[Expand]

BCM2835 mailbox property tag constants BCM2835_MBOX_TAG_GET_*

See https://github.com/raspberrypi/firmware/wiki/Mailbox-property-interface or \include\soc\bcm2835\raspberrypi-firmware.h

VideoCore
`BCM2835_MBOX_TAG_GET_FIRMWARE_REV = $00000001;`
Hardware
`BCM2835_MBOX_TAG_GET_BOARD_MODEL = $00010001;`
`BCM2835_MBOX_TAG_GET_BOARD_REV = $00010002;`

`BCM2835_MBOX_TAG_GET_MAC_ADDRESS = $00010003;`

`BCM2835_MBOX_TAG_GET_BOARD_SERIAL = $00010004;`

`BCM2835_MBOX_TAG_GET_ARM_MEMORY = $00010005;`
`BCM2835_MBOX_TAG_GET_VC_MEMORY = $00010006;`

`BCM2835_MBOX_TAG_GET_CLOCKS = $00010007;`
Shared Resource Management
`BCM2835_MBOX_TAG_GET_POWER_STATE = $00020001;`	Response indicates current state
`BCM2835_MBOX_TAG_GET_TIMING = $00020002;`	Response indicates wait time required after turning a device on before power is stable
`BCM2835_MBOX_TAG_SET_POWER_STATE = $00028001;`	Response indicates new state, with/without waiting for the power to become stable

`BCM2835_MBOX_TAG_GET_CLOCK_STATE = $00030001;`
`BCM2835_MBOX_TAG_SET_CLOCK_STATE = $00038001;`

`BCM2835_MBOX_TAG_GET_CLOCK_RATE = $00030002;`
`BCM2835_MBOX_TAG_SET_CLOCK_RATE = $00038002;`

`BCM2835_MBOX_TAG_GET_CLOCK_MAX_RATE = $00030004;`	Return the maximum supported clock rate for the given clock. Clocks should not be set higher than this.
`BCM2835_MBOX_TAG_GET_CLOCK_MIN_RATE = $00030007;`	Return the minimum supported clock rate for the given clock. This may be used when idle.

`BCM2835_MBOX_TAG_GET_TURBO = $00030009;`	Get the turbo state for index id. Id should be 0. Level will be zero for non-turbo and one for turbo.
`BCM2835_MBOX_TAG_SET_TURBO = $00038009;`	Set the turbo state for index id. Id should be zero. Level will be zero for non-turbo and one for turbo. This will cause GPU clocks to be set to maximum when enabled and minimum when disabled.

`BCM2835_MBOX_TAG_GET_STC = $0003000b;`
Voltage
`BCM2835_MBOX_TAG_GET_VOLTAGE = $00030003;`	The voltage value may be clamped to the supported range. A value of 0x80000000 means the id was not valid.
`BCM2835_MBOX_TAG_SET_VOLTAGE = $00038003;`	The voltage value may be clamped to the supported range. A value of 0x80000000 means the id was not valid.

`BCM2835_MBOX_TAG_GET_MAX_VOLTAGE = $00030005;`	Return the maximum supported voltage rate for the given id. Voltages should not be set higher than this.
`BCM2835_MBOX_TAG_GET_MIN_VOLTAGE = $00030008;`	Return the minimum supported voltage rate for the given id. This may be used when idle.

`BCM2835_MBOX_TAG_GET_TEMP = $00030006;`	Return the temperature of the SoC in thousandths of a degree C. Id should be zero.
`BCM2835_MBOX_TAG_GET_MAX_TEMP = $0003000a;`	Return the maximum safe temperature of the SoC in thousandths of a degree C. Id should be zero. Overclock may be disabled above this temperature.

`BCM2835_MBOX_TAG_ALLOCATE_MEMORY = $0003000c;`	Allocates contiguous memory on the GPU. Size and alignment are in bytes.
`BCM2835_MBOX_TAG_LOCK_MEMORY = $0003000d;`	Lock buffer in place, and return a bus address. Must be done before memory can be accessed.
`BCM2835_MBOX_TAG_UNLOCK_MEMORY = $0003000e;`	Unlock buffer. It retains contents, but may move. Needs to be locked before next use. status=0 is success.
`BCM2835_MBOX_TAG_RELEASE_MEMORY = $0003000f;`	Free the memory buffer. status=0 is success

`BCM2835_MBOX_TAG_EXECUTE_CODE = $00030010;`	Calls the function at given (bus) address and with arguments given. E.g. r0 = fn(r0, r1, r2, r3, r4, r5); It blocks until call completes
`BCM2835_MBOX_TAG_EXECUTE_QPU = $00030011; {}`
`BCM2835_MBOX_TAG_ENABLE_QPU = $00030012; {}`

`BCM2835_MBOX_TAG_GET_DISPMANX_HANDLE = $00030014;`	Gets the mem_handle associated with a created dispmanx resource. This can be locked and the memory directly written from the arm to avoid having to copy the image data to GPU.
`BCM2835_MBOX_TAG_GET_EDID_BLOCK = $00030020;`	This reads the specified EDID block from attached HDMI/DVI device. There will always be at least one block of 128 bytes, but there may be additional blocks. You should keep requesting blocks (starting from 0) until the status returned is non-zero.

`BCM2835_MBOX_TAG_GET_CUSTOMER_OTP = $00030021;`
`BCM2835_MBOX_TAG_SET_CUSTOMER_OTP = $00038021;`

`BCM2835_MBOX_TAG_GET_DOMAIN_STATE = $00030030;`
`BCM2835_MBOX_TAG_SET_DOMAIN_STATE = $00038030;`
Frame Buffer
`BCM2835_MBOX_TAG_ALLOCATE_BUFFER = $00040001;`	If the requested alignment is unsupported then the current base and size (which may be 0 if not allocated) is returned and no change occurs
`BCM2835_MBOX_TAG_RELEASE_BUFFER = $00048001;`	Releases and disables the frame buffer

`BCM2835_MBOX_TAG_SET_BLANK_SCREEN = $00040002;`
`BCM2835_MBOX_TAG_TST_BLANK_SCREEN = $00044002;`

`BCM2835_MBOX_TAG_GET_PHYSICAL_W_H = $00040003;`	Note that the "physical (display)" size is the size of the allocated buffer in memory, not the resolution of the video signal sent to the display device.
`BCM2835_MBOX_TAG_TEST_PHYSICAL_W_H = $00044003;`
`BCM2835_MBOX_TAG_SET_PHYSICAL_W_H = $00048003;`

`BCM2835_MBOX_TAG_GET_VIRTUAL_W_H = $00040004;`	Note that the "virtual (buffer)" size is the portion of buffer that is sent to the display device, not the resolution the buffer itself. This may be smaller than the allocated buffer size in order to implement panning.
`BCM2835_MBOX_TAG_TEST_VIRTUAL_W_H = $00044004;`
`BCM2835_MBOX_TAG_SET_VIRTUAL_W_H = $00048004;`

`BCM2835_MBOX_TAG_GET_DEPTH = $00040005;`
`BCM2835_MBOX_TAG_TEST_DEPTH = $00044005;`
`BCM2835_MBOX_TAG_SET_DEPTH = $00048005;`

`BCM2835_MBOX_TAG_GET_PIXEL_ORDER = $00040006;`
`BCM2835_MBOX_TAG_TEST_PIXEL_ORDER = $00044006;`
`BCM2835_MBOX_TAG_SET_PIXEL_ORDER = $00048006;`

`BCM2835_MBOX_TAG_GET_ALPHA_MODE = $00040007;`
`BCM2835_MBOX_TAG_TEST_ALPHA_MODE = $00044007;`
`BCM2835_MBOX_TAG_SET_ALPHA_MODE = $00048007;`

`BCM2835_MBOX_TAG_GET_PITCH = $00040008;`
`BCM2835_MBOX_TAG_TST_PITCH = $00044008;`
`BCM2835_MBOX_TAG_SET_PITCH = $00048008;`

`BCM2835_MBOX_TAG_GET_VIRTUAL_OFFSET = $00040009;`	Offset of physical display window within virtual buffer
`BCM2835_MBOX_TAG_TEST_VIRTUAL_OFFSET = $00044009;`
`BCM2835_MBOX_TAG_SET_VIRTUAL_OFFSET = $00048009;`

`BCM2835_MBOX_TAG_GET_OVERSCAN = $0004000a;`
`BCM2835_MBOX_TAG_TEST_OVERSCAN = $0004400a;`
`BCM2835_MBOX_TAG_SET_OVERSCAN = $0004800a;`

`BCM2835_MBOX_TAG_GET_PALETTE = $0004000b;`
`BCM2835_MBOX_TAG_TEST_PALETTE = $0004400b;`
`BCM2835_MBOX_TAG_SET_PALETTE = $0004800b;`

`BCM2835_MBOX_TAG_GET_TOUCHBUF = $0004000f;`
`BCM2835_MBOX_TAG_GET_GPIOVIRTBUF = $00040010;`

`BCM2835_MBOX_TAG_GET_LAYER = $0004000c;`
`BCM2835_MBOX_TAG_TST_LAYER = $0004400c;`
`BCM2835_MBOX_TAG_SET_LAYER = $0004800c;`

`BCM2835_MBOX_TAG_GET_TRANSFORM = $0004000d;`
`BCM2835_MBOX_TAG_TST_TRANSFORM = $0004400d;`
`BCM2835_MBOX_TAG_SET_TRANSFORM = $0004800d;`

`BCM2835_MBOX_TAG_TST_VSYNC = $0004400e;`
`BCM2835_MBOX_TAG_SET_VSYNC = $0004800e;`

`BCM2835_MBOX_TAG_SET_BACKLIGHT = $0004800f;`

`BCM2835_MBOX_TAG_SET_CURSOR_INFO = $00008010;`	00008011 These were reversed in the documentation, see Linux \include\soc\bcm2835\raspberrypi-firmware.h
`BCM2835_MBOX_TAG_SET_CURSOR_STATE = $00008011;`	00008010
VCHIQ
`BCM2835_MBOX_TAG_VCHIQ_INIT = $00048010;`
Config
`BCM2835_MBOX_TAG_GET_COMMAND_LINE = $00050001;`
Shared Resource Management
`BCM2835_MBOX_TAG_GET_DMA_CHANNELS = $00060001;`	Caller assumes that the VC has enabled all the usable DMA channels
End
`BCM2835_MBOX_TAG_END = $00000000;`

[Expand]

BCM2835 mailbox board revision value constants BCM2835_BOARD_REV_*

[Expand]

BCM2835 mailbox board revision constants BCM2835_BOARD_REVISION_*

See: https://github.com/AndrewFromMelbourne/raspberry_pi_revision

`BCM2835_BOARD_REVISION_PCB_MASK = ($F shl 0);`	PCB Revision Number

`BCM2835_BOARD_REVISION_MODEL_MASK = ($FF shl 4);`	Model Number
`BCM2835_BOARD_REVISION_MODEL_A = (0 shl 4);`	Model A
`BCM2835_BOARD_REVISION_MODEL_B = (1 shl 4);`	Model B
`BCM2835_BOARD_REVISION_MODEL_APLUS = (2 shl 4);`	Model A+
`BCM2835_BOARD_REVISION_MODEL_BPLUS = (3 shl 4);`	Model B+
`BCM2835_BOARD_REVISION_MODEL_2B = (4 shl 4);`	Model 2B (Cannot occur on BCM2835)
`BCM2835_BOARD_REVISION_MODEL_ALPHA = (5 shl 4);`	Unknown
`BCM2835_BOARD_REVISION_MODEL_COMPUTE = (6 shl 4);`	Compute Module
`BCM2835_BOARD_REVISION_MODEL_UNKNOWN = (7 shl 4);`	Unknown
`BCM2835_BOARD_REVISION_MODEL_3B = (8 shl 4);`	Model 3B (Cannot occur on BCM2835)
`BCM2835_BOARD_REVISION_MODEL_ZERO = (9 shl 4);`	Model Zero

`BCM2835_BOARD_REVISION_PROCESSOR_MASK = ($F shl 12);`	Processor Type
`BCM2835_BOARD_REVISION_PROCESSOR_BCM2835 = (0 shl 12);`	BCM2835
`BCM2835_BOARD_REVISION_PROCESSOR_BCM2836 = (1 shl 12);`	BCM2836 (Cannot occur on BCM2835)
`BCM2835_BOARD_REVISION_PROCESSOR_BCM2837 = (2 shl 12);`	BCM2837 (Cannot occur on BCM2835)

`BCM2835_BOARD_REVISION_MANUFACTURER_MASK = ($F shl 16);`	Manufacturer
`BCM2835_BOARD_REVISION_MANUFACTURER_SONY = (0 shl 16);`	Sony
`BCM2835_BOARD_REVISION_MANUFACTURER_EGOMAN = (1 shl 16);`	Egoman
`BCM2835_BOARD_REVISION_MANUFACTURER_EMBEST = (2 shl 16);`	Embest
`BCM2835_BOARD_REVISION_MANUFACTURER_UNKNOWN = (3 shl 16);`	Unknown
`BCM2835_BOARD_REVISION_MANUFACTURER_EMBEST2 = (4 shl 16);`	Embest

`BCM2835_BOARD_REVISION_MEMORY_MASK = ($7 shl 20);`	Memory Size
`BCM2835_BOARD_REVISION_MEMORY_256M = (0 shl 20);`	256M
`BCM2835_BOARD_REVISION_MEMORY_512M = (1 shl 20);`	512M
`BCM2835_BOARD_REVISION_MEMORY_1024M = (2 shl 20);`	1024M

`BCM2835_BOARD_REVISION_ENCODED_FLAG = (1 shl 23);`	Encoded Flag, if set then revision uses this encoding

`BCM2835_BOARD_REVISION_MASK = $00FFFFFF;`	Mask off the warranty bits

[Expand]

BCM2835 mailbox power state device constants BCM2835_MBOX_POWER_DEVID_*

[Expand]

BCM2835 mailbox power state request constants BCM2835_MBOX_SET_POWER_STATE_REQ_*

[Expand]

BCM2835 mailbox power state reponse constants BCM2835_MBOX_POWER_STATE_RESP_*

[Expand]

BCM2835 mailbox clock state/rate id constants BCM2835_MBOX_CLOCK_ID_*

[Expand]

BCM2835 mailbox clock state request constants BCM2835_MBOX_SET_CLOCK_STATE_REQ_*

[Expand]

BCM2835 mailbox clock state response constants BCM2835_MBOX_CLOCK_STATE_RESP_*

[Expand]

BCM2835 mailbox clock rate turbo constants BCM2835_MBOX_CLOCK_RATE_REQ_*

[Expand]

BCM2835 mailbox voltage id constants BCM2835_MBOX_VOLTAGE_ID_*

[Expand]

BCM2835 mailbox voltage constants BCM2835_MBOX_VOLTAGE_*

[Expand]

BCM2835 mailbox temperature id constants BCM2835_MBOX_TEMP_ID_*

[Expand]

BCM2835 mailbox memory flag constants BCM2835_MBOX_MEM_FLAG_*

[Expand]

BCM2835 mailbox blank screen constants BCM2835_MBOX_BLANK_SCREEN_*

[Expand]

BCM2835 mailbox pixel order constants BCM2835_MBOX_PIXEL_ORDER_*

[Expand]

BCM2835 mailbox alpha mode constants BCM2835_MBOX_ALPHA_MODE_*

[Expand]

BCM2835 mailbox palette constants BCM2835_MBOX_PALETTE_*

[Expand]

BCM2835 mailbox cursor state constants BCM2835_MBOX_CURSOR_*

[Expand]

BCM2835 mailbox cursor state flag constants BCM2835_MBOX_CURSOR_STATE_*

[Expand]

BCM2835 mailbox cursor constants BCM2835_MBOX_CURSOR_*

[Expand]

BCM2835 mailbox request constants BCM2835_MBOX_*

[Expand]

BCM2835 mailbox tag request constants BCM2835_MBOX_TAG_*

[Expand]

BCM2835 GPIO constants BCM2835_GPIO_*

[Expand]

BCM2835 function select register constants BCM2835_GP*

`BCM2835_GPFSEL0 = $00000000;`	GPIO Function Select 0
`BCM2835_GPFSEL1 = $00000004;`	GPIO Function Select 1
`BCM2835_GPFSEL2 = $00000008;`	GPIO Function Select 2
`BCM2835_GPFSEL3 = $0000000C;`	GPIO Function Select 3
`BCM2835_GPFSEL4 = $00000010;`	GPIO Function Select 4
`BCM2835_GPFSEL5 = $00000014;`	GPIO Function Select 5

Pin Output Set Registers
`BCM2835_GPSET0 = $0000001C;`	GPIO Pin Output Set 0
`BCM2835_GPSET1 = $00000020;`	GPIO Pin Output Set 1

Pin Output Clear Registers
`BCM2835_GPCLR0 = $00000028;`	GPIO Pin Output Clear 0
`BCM2835_GPCLR1 = $0000002C;`	GPIO Pin Output Clear 1

Pin Level Registers
`BCM2835_GPLEV0 = $00000034;`	GPIO Pin Level 0
`BCM2835_GPLEV1 = $00000038;`	GPIO Pin Level 1

Pin Event Detect Status Registers
`BCM2835_GPEDS0 = $00000040;`	GPIO Pin Event Detect Status 0
`BCM2835_GPEDS1 = $00000044;`	GPIO Pin Event Detect Status 1

Pin Rising Edge Detect Enable Registers
`BCM2835_GPREN0 = $0000004c;`	GPIO Pin Rising Edge Detect Enable 0
`BCM2835_GPREN1 = $00000050;`	GPIO Pin Rising Edge Detect Enable 1

Pin Falling Edge Detect Enable Registers
`BCM2835_GPFEN0 = $00000058;`	GPIO Pin Falling Edge Detect Enable 0
`BCM2835_GPFEN1 = $0000005c;`	GPIO Pin Falling Edge Detect Enable 1

Pin High Detect Enable Registers
`BCM2835_GPHEN0 = $00000064;`	GPIO Pin High Detect Enable 0
`BCM2835_GPHEN1 = $00000068;`	GPIO Pin High Detect Enable 1

Pin Low Detect Enable Registers
`BCM2835_GPLEN0 = $00000070;`	GPIO Pin Low Detect Enable 0
`BCM2835_GPLEN1 = $00000074;`	GPIO Pin Low Detect Enable 1

Pin Async. Rising Edge Detect Registers
`BCM2835_GPAREN0 = $0000007c;`	GPIO Pin Async. Rising Edge Detect 0
`BCM2835_GPAREN1 = $00000080;`	GPIO Pin Async. Rising Edge Detect 1

Pin Async. Falling Edge Detect Registers
`BCM2835_GPAFEN0 = $00000088;`	GPIO Pin Async. Falling Edge Detect 0
`BCM2835_GPAFEN1 = $0000008c;`	GPIO Pin Async. Falling Edge Detect 1

Pin Pull-up/down Enable Registers
`BCM2835_GPPUD = $00000094;`	GPIO Pin Pull-up/down Enable

Pin Pull-up/down Enable Clock Registers
`BCM2835_GPPUDCLK0 = $00000098;`	GPIO Pin Pull-up/down Enable Clock 0
`BCM2835_GPPUDCLK1 = $0000009C;`	GPIO Pin Pull-up/down Enable Clock 1

Function Select Mask
`BCM2835_GPFSEL_MASK = 7;`

Function Select Values
`BCM2835_GPFSEL_IN = 0;`
`BCM2835_GPFSEL_OUT = 1;`
`BCM2835_GPFSEL_ALT0 = 4;`
`BCM2835_GPFSEL_ALT1 = 5;`
`BCM2835_GPFSEL_ALT2 = 6;`
`BCM2835_GPFSEL_ALT3 = 7;`
`BCM2835_GPFSEL_ALT4 = 3;`
`BCM2835_GPFSEL_ALT5 = 2;`

Pin Output Set Mask
`BCM2835_GPSET_MASK = 1;`

Pin Output Clear Mask
`BCM2835_GPCLR_MASK = 1;`

Pin Level Mask
`BCM2835_GPLEV_MASK = 1;`

Pin Event Detect Status Mask
`BCM2835_GPEDS_MASK = 1;`

Pin Rising Edge Detect Enable Mask
`BCM2835_GPREN_MASK = 1;`

Pin Falling Edge Detect Enable Mask
`BCM2835_GPFEN_MASK = 1;`

Pin High Detect Enable Mask
`BCM2835_GPHEN_MASK = 1;`

Pin Low Detect Enable Mask
`BCM2835_GPLEN_MASK = 1;`

Pin Async. Rising Edge Detect Mask
`BCM2835_GPAREN_MASK = 1;`

Pin Async. Falling Edge Detect Mask
`BCM2835_GPAFEN_MASK = 1;`

Pull-up/down Enable Mask
`BCM2835_GPPUD_MASK = 3;`

Pull-up/down Enable Values
`BCM2835_GPPUD_NONE = 0;`
`BCM2835_GPPUD_DOWN = 1;`
`BCM2835_GPPUD_UP = 2;`

Pin Pull-up/down Enable Clock Mask
`BCM2835_GPPUDCLK_MASK = 1;`

Type definitions

To be documented

Public variables

None defined

Function declarations

None defined

Return to Unit Reference

@@ Line 4: / Line 4: @@
 === Description ===
 ----
+'''Ultibo Definitions specific to the Broadcom 2835 System on chip unit'''
 Some of the information in this file is documented in the Broadcom BCM2835-ARM-Peripherals document, some can only be found in the Linux source.

See: BCM2835-ARM-Peripherals.pdf

`BCM2835_VCBUS_0_ALIAS = $00000000;`	0 Alias - L1 and L2 cached
`BCM2835_VCBUS_4_ALIAS = $40000000;`	4 Alias - L2 cache coherent (non allocating) Suitable for RPi Model A/B/A+/B+ if disable_l2cache=0 in config.txt (Default)
`BCM2835_VCBUS_8_ALIAS = $80000000;`	8 Alias - L2 cached (only)
`BCM2835_VCBUS_C_ALIAS = $C0000000;`	C Alias - Direct uncached Suitable for RPi Model A/B/A+/B+ only if disable_l2cache=1 in config.txt

See: BCM2835-ARM-Peripherals.pdf

`BCM2835_PERIPHERALS_BASE = $20000000;`	Mapped to VC address 7E000000
`BCM2835_PERIPHERALS_SIZE = $00FFFFFF;`

See Section 4

Channels 0 to 14
`BCM2835_DMA0_REGS_BASE = BCM2835_PERIPHERALS_BASE + $7000;`
`BCM2835_DMA1_REGS_BASE = BCM2835_PERIPHERALS_BASE + $7100;`
`BCM2835_DMA2_REGS_BASE = BCM2835_PERIPHERALS_BASE + $7200;`
`BCM2835_DMA3_REGS_BASE = BCM2835_PERIPHERALS_BASE + $7300;`
`BCM2835_DMA4_REGS_BASE = BCM2835_PERIPHERALS_BASE + $7400;`
`BCM2835_DMA5_REGS_BASE = BCM2835_PERIPHERALS_BASE + $7500;`
`BCM2835_DMA6_REGS_BASE = BCM2835_PERIPHERALS_BASE + $7600;`
`BCM2835_DMA7_REGS_BASE = BCM2835_PERIPHERALS_BASE + $7700;`
`BCM2835_DMA8_REGS_BASE = BCM2835_PERIPHERALS_BASE + $7800;`
`BCM2835_DMA9_REGS_BASE = BCM2835_PERIPHERALS_BASE + $7900;`
`BCM2835_DMA10_REGS_BASE = BCM2835_PERIPHERALS_BASE + $7A00;`
`BCM2835_DMA11_REGS_BASE = BCM2835_PERIPHERALS_BASE + $7B00;`
`BCM2835_DMA12_REGS_BASE = BCM2835_PERIPHERALS_BASE + $7C00;`
`BCM2835_DMA13_REGS_BASE = BCM2835_PERIPHERALS_BASE + $7D00;`
`BCM2835_DMA14_REGS_BASE = BCM2835_PERIPHERALS_BASE + $7E00;`

`BCM2835_DMA_INT_STATUS_BASE = BCM2835_PERIPHERALS_BASE + $7FE0;`
`BCM2835_DMA_ENABLE_BASE = BCM2835_PERIPHERALS_BASE + $7FF0;`

`BCM2835_SYSTEM_TIMER_FREQUENCY = 1000000;`	Default clock frequency of the BCM2835 System Timer (1MHz)

System Timer Control/Status register bits (See Section 12)
`BCM2835_SYSTEM_TIMER_CS_0 = (1 shl 0);`	Already used by the VideoCore GPU (Do not use)
`BCM2835_SYSTEM_TIMER_CS_1 = (1 shl 1);`
`BCM2835_SYSTEM_TIMER_CS_2 = (1 shl 2);`	Already used by the VideoCore GPU (Do not use)
`BCM2835_SYSTEM_TIMER_CS_3 = (1 shl 3);`

Difference between revisions of "Unit BCM2835"

Revision as of 05:21, 19 December 2016

Contents

Description

Constants

Type definitions

Public variables

Function declarations

Navigation menu

Personal tools

Namespaces

Variants

Views

More

Search

Navigation

Tools

See: BCM2835-ARM-Peripherals.pdf

`BCM2835_VCIO_ALIAS = $7E000000;`

See Section 12

`BCM2835_SYSTEM_TIMER_REGS_BASE = BCM2835_PERIPHERALS_BASE + $3000;`

See Section 7

`BCM2835_INTERRUPT_REGS_BASE = BCM2835_PERIPHERALS_BASE + $B200;`	Note: Broadcom states 0xB000 but the offsets begin at 0x200 so 0xB200 will be correct

See Section 14

`BCM2835_TIMER_REGS_BASE = BCM2835_PERIPHERALS_BASE + $B400;`	Note: Broadcom states 0xB000 but the offsets begin at 0x400 so 0xB400 will be correct

See Section 6

`BCM2835_GPIO_REGS_BASE = BCM2835_PERIPHERALS_BASE + $200000;`

See Section 13

`BCM2835_PL011_REGS_BASE = BCM2835_PERIPHERALS_BASE + $201000;`

See Section 8

`BCM2835_PCM_REGS_BASE = BCM2835_PERIPHERALS_BASE + $203000;`

See Section 10

`BCM2835_SPI0_REGS_BASE = BCM2835_PERIPHERALS_BASE + $204000;`

See Section 3

`BCM2835_BSC0_REGS_BASE = BCM2835_PERIPHERALS_BASE + $205000;`

See Section 9

`BCM2835_PWM_REGS_BASE = BCM2835_PERIPHERALS_BASE + $20C000;`

See Section 11

`BCM2835_I2CSPI_REGS_BASE = BCM2835_PERIPHERALS_BASE + $214000;`

See Section 2

`BCM2835_AUX_REGS_BASE = BCM2835_PERIPHERALS_BASE + $215000;`

See Section 5

`BCM2835_SDHCI_REGS_BASE = BCM2835_PERIPHERALS_BASE + $300000;`

See Section 3

`BCM2835_BSC1_REGS_BASE = BCM2835_PERIPHERALS_BASE + $804000;`

See Section 3
Note: BSC2 master is used dedicated with the HDMI interface and should not be used

`BCM2835_BSC2_REGS_BASE = BCM2835_PERIPHERALS_BASE + $805000;`

See Section 15

`BCM2835_USB_REGS_BASE = BCM2835_PERIPHERALS_BASE + $980000;`

Channel 15 (See Section 4)

`BCM2835_DMA15_REGS_BASE = BCM2835_PERIPHERALS_BASE + $E05000;`

See Section 4

`BCM2835_DMA_TXFR_LEN_XLENGTH = ($FFFF shl 0);`	Transfer Length in bytes
`BCM2835_DMA_TXFR_LEN_YLENGTH = ($3FFF shl 16);`	When in 2D mode, This is the Y transfer length, indicating how many xlength transfers are performed. When in normal linear mode this becomes the top bits of the XLENGTH

Note: BCM2835_DMA_TXFR_LEN_YLENGTH not available on DMA Lite channels

See Section 4

`BCM2835_DMA_STRIDE_S_STRIDE = ($FFFF shl 0);`	Destination Stride (2D Mode) (Signed (2 s complement) byte increment to apply to the destination address at the end of each row in 2D mode)
`BCM2835_DMA_STRIDE_D_STRIDE = ($FFFF shl 16);`	Source Stride (2D Mode) (Signed (2 s complement) byte increment to apply to the source address at the end of each row in 2D mode)

Note: BCM2835_DMA_STRIDE_S_STRIDE and BCM2835_DMA_STRIDE_D_STRIDE not available on DMA Lite channels

See Section 4

`BCM2835_DMA_DEBUG_READ_LAST_NOT_SET_ERROR = (1 shl 0);`	Read Last Not Set Error
`BCM2835_DMA_DEBUG_FIFO_ERROR = (1 shl 1);`	Fifo Error
`BCM2835_DMA_DEBUG_READ_ERROR = (1 shl 2);`	Slave Read Response Error
Bit 3 Reserved - Write as 0, read as don't care
`BCM2835_DMA_DEBUG_OUTSTANDING_WRITES = ($F shl 4);`	DMA Outstanding Writes Counter
`BCM2835_DMA_DEBUG_DMA_ID = ($FF shl 8);`	DMA ID
`BCM2835_DMA_DEBUG_DMA_STATE = ($1FF shl 16);`	DMA State Machine State
`BCM2835_DMA_DEBUG_VERSION = (7 shl 25);`	DMA Version
`BCM2835_DMA_DEBUG_LITE = (1 shl 28);`	DMA Lite
Bits 29:31 Reserved - Write as 0, read as don't care

See Section 4

`BCM2835_DMA_INT_STATUS_0 = (1 shl 0);`
`BCM2835_DMA_INT_STATUS_1 = (1 shl 1);`
`BCM2835_DMA_INT_STATUS_2 = (1 shl 2);`
`BCM2835_DMA_INT_STATUS_3 = (1 shl 3);`
`BCM2835_DMA_INT_STATUS_4 = (1 shl 4);`
`BCM2835_DMA_INT_STATUS_5 = (1 shl 5);`
`BCM2835_DMA_INT_STATUS_6 = (1 shl 6);`
`BCM2835_DMA_INT_STATUS_7 = (1 shl 7);`
`BCM2835_DMA_INT_STATUS_8 = (1 shl 8);`
`BCM2835_DMA_INT_STATUS_9 = (1 shl 9);`
`BCM2835_DMA_INT_STATUS_10 = (1 shl 10);`
`BCM2835_DMA_INT_STATUS_11 = (1 shl 11);`
`BCM2835_DMA_INT_STATUS_12 = (1 shl 12);`
`BCM2835_DMA_INT_STATUS_13 = (1 shl 13);`
`BCM2835_DMA_INT_STATUS_14 = (1 shl 14);`
`BCM2835_DMA_INT_STATUS_15 = (1 shl 15);`

See Section 4

`BCM2835_DMA_ENABLE_0 = (1 shl 0);`
`BCM2835_DMA_ENABLE_1 = (1 shl 1);`
`BCM2835_DMA_ENABLE_2 = (1 shl 2);`
`BCM2835_DMA_ENABLE_3 = (1 shl 3);`
`BCM2835_DMA_ENABLE_4 = (1 shl 4);`
`BCM2835_DMA_ENABLE_5 = (1 shl 5);`
`BCM2835_DMA_ENABLE_6 = (1 shl 6);`
`BCM2835_DMA_ENABLE_7 = (1 shl 7);`
`BCM2835_DMA_ENABLE_8 = (1 shl 8);`
`BCM2835_DMA_ENABLE_9 = (1 shl 9);`
`BCM2835_DMA_ENABLE_10 = (1 shl 10);`
`BCM2835_DMA_ENABLE_11 = (1 shl 11);`
`BCM2835_DMA_ENABLE_12 = (1 shl 12);`
`BCM2835_DMA_ENABLE_13 = (1 shl 13);`
`BCM2835_DMA_ENABLE_14 = (1 shl 14);`

See Section 4

`BCM2835_DMA_DREQ_NONE = 0;`
`BCM2835_DMA_DREQ_DSI0 = 1;`
`BCM2835_DMA_DREQ_PCMTX = 2;`
`BCM2835_DMA_DREQ_PCMRX = 3;`
`BCM2835_DMA_DREQ_SMI = 4;`
`BCM2835_DMA_DREQ_PWM = 5;`
`BCM2835_DMA_DREQ_SPITX = 6;`
`BCM2835_DMA_DREQ_SPIRX = 7;`
`BCM2835_DMA_DREQ_BSCSPITX = 8;`
`BCM2835_DMA_DREQ_BSCSPIRX = 9;`
`BCM2835_DMA_DREQ_RESERVED1 = 10;`
`BCM2835_DMA_DREQ_EMMC = 11;`
`BCM2835_DMA_DREQ_UARTTX = 12;`
`BCM2835_DMA_DREQ_SDHOST = 13;`
`BCM2835_DMA_DREQ_UARTRX = 14;`
`BCM2835_DMA_DREQ_DSI1 = 15;`
`BCM2835_DMA_DREQ_SLIMBUS_MCTX = 16;`
`BCM2835_DMA_DREQ_HDMI = 17;`
`BCM2835_DMA_DREQ_SLIMBUS_MCRX = 18;`
`BCM2835_DMA_DREQ_SLIMBUS_DC0 = 19;`
`BCM2835_DMA_DREQ_SLIMBUS_DC1 = 20;`
`BCM2835_DMA_DREQ_SLIMBUS_DC2 = 21;`
`BCM2835_DMA_DREQ_SLIMBUS_DC3 = 22;`
`BCM2835_DMA_DREQ_SLIMBUS_DC4 = 23;`
`BCM2835_DMA_DREQ_SCALER_FIFO0 = 24;`
`BCM2835_DMA_DREQ_SCALER_FIFO1 = 25;`
`BCM2835_DMA_DREQ_SCALER_FIFO2 = 26;`
`BCM2835_DMA_DREQ_SLIMBUS_DC5 = 27;`
`BCM2835_DMA_DREQ_SLIMBUS_DC6 = 28;`
`BCM2835_DMA_DREQ_SLIMBUS_DC7 = 29;`
`BCM2835_DMA_DREQ_SLIMBUS_DC8 = 30;`
`BCM2835_DMA_DREQ_SLIMBUS_DC9 = 31;`

See Section 3.2

`BCM2835_BSC_C_I2CEN = (1 shl 15);`	I2C Enable (0 = BSC controller is disabled / 1 = BSC controller is enabled)
`BCM2835_BSC_C_INTR = (1 shl 10);`	INTR Interrupt on RX (0 = Don t generate interrupts on RXR condition / 1 = Generate interrupt while RXR = 1)
`BCM2835_BSC_C_INTT = (1 shl 9);`	INTT Interrupt on TX (0 = Don t generate interrupts on TXW condition / 1 = Generate interrupt while TXW = 1)
`BCM2835_BSC_C_INTD = (1 shl 8);`	INTD Interrupt on DONE (0 = Don t generate interrupts on DONE condition / 1 = Generate interrupt while DONE = 1)
`BCM2835_BSC_C_ST = (1 shl 7);`	ST Start Transfer (0 = No action / 1 = Start a new transfer. One shot operation. Read back as 0)
`BCM2835_BSC_C_CLEAR = (1 shl 5);`	CLEAR FIFO Clear (00 = No action / x1 = Clear FIFO. One shot operation / 1x = Clear FIFO. One shot operation)
`BCM2835_BSC_C_READ = (1 shl 0);`	READ Read Transfer (0 = Write Packet Transfer / 1 = Read Packet Transfer)

See Section 3.2

`BCM2835_BSC_S_CLKT = (1 shl 9);`	CLKT Clock Stretch Timeout (0 = No errors detected. 1 = Slave has held the SCL signal low (clock stretching) for longer and that specified in the I2CCLKT register Cleared by writing 1 to the field)
`BCM2835_BSC_S_ERR = (1 shl 8);`	ERR ACK Error (0 = No errors detected. 1 = Slave has not acknowledged its address. Cleared by writing 1 to the field)
`BCM2835_BSC_S_RXF = (1 shl 7);`	RXF - FIFO Full (0 = FIFO is not full. 1 = FIFO is full. If a read is underway, no further serial data will be received until data is read from FIFO)
`BCM2835_BSC_S_TXE = (1 shl 6);`	TXE - FIFO Empty (0 = FIFO is not empty. 1 = FIFO is empty. If a write is underway, no further serial data can be transmitted until data is written to the FIFO)
`BCM2835_BSC_S_RXD = (1 shl 5);`	RXD - FIFO contains Data (0 = FIFO is empty. 1 = FIFO contains at least 1 byte. Cleared by reading sufficient data from FIFO)
`BCM2835_BSC_S_TXD = (1 shl 4);`	TXD - FIFO can accept Data (0 = FIFO is full. The FIFO cannot accept more data. 1 = FIFO has space for at least 1 byte)
`BCM2835_BSC_S_RXR = (1 shl 3);`	RXR - FIFO needs Reading (full) (0 = FIFO is less than full and a read is underway. 1 = FIFO is or more full and a read is underway. Cleared by reading sufficient data from the FIFO)
`BCM2835_BSC_S_TXW = (1 shl 2);`	TXW - FIFO needs Writing (full) (0 = FIFO is at least full and a write is underway (or sufficient data to send). 1 = FIFO is less then full and a write is underway. Cleared by writing sufficient data to the FIFO)
`BCM2835_BSC_S_DONE = (1 shl 1);`	DONE Transfer Done (0 = Transfer not completed. 1 = Transfer complete. Cleared by writing 1 to the field)
`BCM2835_BSC_S_TA = (1 shl 0);`	TA Transfer Active (0 = Transfer not active. 1 = Transfer active)

See Section 3.2

`BCM2835_BSC_DLEN_MASK = $FFFF;`	Data Length. (Writing to DLEN specifies the number of bytes to be transmitted/received. Reading from DLEN when TA = 1 or DONE = 1, returns the number of bytes still to be transmitted or received)

See Section 3.2

`BCM2835_BSC_FIFO_MASK = $FF;`	Writes to the register write transmit data to the FIFO. Reads from register reads received data from the FIFO
`BCM2835_BSC_FIFO_SIZE = 16;`

See Section 3.2

`BCM2835_BSC_CDIV_MASK = $FFFF;`	Clock Divider (SCL = core clock / CDIV) (CDIV is always rounded down to an even number)

See Section 3.2

`BCM2835_BSC_DEL_FEDL_MASK = ($FFFF shl 16);`	FEDL Falling Edge Delay (Number of core clock cycles to wait after the falling edge of SCL before outputting next bit of data)
`BCM2835_BSC_DEL_REDL_MASK = ($FFFF shl 0);`	REDL Rising Edge Delay (Number of core clock cycles to wait after the rising edge of SCL before reading the next bit of data)

See Section 3.2

`BCM2835_BSC_CLKT_TOUT_MASK = $FFFF;`	TOUT Clock Stretch Timeout Value (Number of SCL clock cycles to wait after the rising edge of SCL before deciding that the slave is not responding)